

Instructions	Opcode	Instructions	Opcode
MOV reg, reg MOV reg, mem MOV mem, reg	100010dw oorrmmmm disp	RCL reg, 1 RCL mem, 1	1101000w oo010mmm disp
MOV reg, imm	1011wrrr data	RCR reg, 1 RCR mem, 1	1101000w oo011mmm disp
MOV mem, imm	1100011w oo000mmm disp data	ROL reg, 1 ROL mem, 1	1101000w oo000mmm disp
MOVSX reg, reg MOVSX reg, mem	00001111 1011111w oorrrmmmm disp	ROR reg, 1 ROR mem, 1	1101000w oo001mmm disp
MOVZX reg, reg MOVZX reg, mem	00001111 1011011w oorrrmmmm disp	RCL reg, CL RCL mem, CL	1101001w oo010mmm disp
MUL reg MUL mem	1111011w oo100mmm disp	RCR reg, CL RCR mem, CL	1101001w oo011mmm disp
NEG reg NEG mem	1111011w oo011mmm disp	ROL reg, CL ROL mem, CL	1101001w oo000mmm disp
NOT reg NOT mem	1111011w oo010mmm disp	ROR reg, CL ROR mem, CL	1101001w oo001mmm disp
OR reg, reg OR reg, mem OR mem, reg	000010dw oorrmmmm disp	RCL reg, imm RCL mem, imm	1100000w oo010mmm disp data
OR reg, imm OR mem, imm	1000000w oo001mmm disp	RCR reg, imm RCR mem, imm	1100000w oo011mmm disp data
POP reg	01011rrr	ROL reg, imm ROL mem, imm	1100000w oo000mmm disp data
POP mem	10001111 oo000mmm disp	ROR reg, imm ROR mem, imm	1100000w oo001mmm disp data
PUSH reg	01010rrr	ADD reg, reg ADD reg, mem ADD mem, reg	000000dw oorrmmmm disp
PUSH mem	11111111 oo110mmm disp	SUB reg, reg SUB reg, mem SUB mem, reg	001010dw oorrmmmm disp
PUSH imm	01101000 data		
INC reg INC mem	1111111w oo000mmm disp	DEC reg DEC mem	1111111w oo001mmm disp

MOD=11			Direct Effective Address			
R/M	W=0	W=1	R/M	MOD = 00	MOD = 01	MOD = 10
000	AL	AX	000	[BX]+[SI]	[BX]+[SI]+D ₈	[BX]+[SI]+D ₁₆
001	CL	CX	001	[BX]+[DI]	[BX]+[DI]+D ₈	[BX]+[DI]+D ₁₆
010	DL	DX	010	[BP]+[SI]	[BP]+[SI]+D ₈	[BP]+[SI]+D ₁₆
011	BL	BX	011	[BP]+[DI]	[BP]+[DI]+D ₈	[BP]+[DI]+D ₁₆
100	AH	SP	100	[SI]	[SI]+D ₈	[SI]+D ₁₆
101	CH	BP	101	[DI]	[DI]+D ₈	[DI]+D ₁₆
110	DH	SI	110	Direct Address	[BP]+D ₈	[BP]+D ₁₆
111	BH	DI	111	[BX]	[BX]+D ₈	[BX]+D ₁₆

Examples

1) MOV BL, AL

Opcode = 100010

D = 0

W = 0

[D → tells data register
say aa raha hai, ya
memory say.]

Source is reference.]

[W → 0 8-bit
operation
1 16-bit
operation]

MOD = 11 (Register to Register)

REG ⇒ Source Register = 000

R/M ⇒ 011

$$\begin{array}{c} \text{8} \\ \hline 10001000 \\ \hline \text{8} \end{array}$$

$$\begin{array}{c} \text{3} \\ \hline 11000011 \\ \hline \text{C} \end{array}$$

⇒ 88C3h

Ans.

2) MOV CH, BL

opcode = 100010

D = 0 source is register.

W = 0 8 bit data.

MOD = 11 (Register to Register)

Reg = 011

R/M = 101

$$\begin{array}{c} \text{8} \\ \hline 10001000 \\ \hline \text{8} \end{array}$$

$$\begin{array}{c} \text{D} \\ \hline 11011101 \\ \hline \text{D} \end{array}$$

⇒ 88DDh

Ans.




3- MOV AX, CX

(2)

Opcode = 100010

D = 0 CX is register

W = 1 16 bit

MOD = 11 (R-R)

Reg = 001

R/M = 000

$\underbrace{1000}_{8} \overbrace{1001}^9$

$\underbrace{1100}_C \overbrace{1000}^8$

$\Rightarrow 89C8h$

Ans.

4- MOV CX, 0ABEH

Opcode = 1011

W = 1

Reg = 001

$\underbrace{1011}_B \overbrace{1001}^9$

BE 0A \Rightarrow B9 BE 0A h

Ans.

5- MOV VAR1, DX.

Var1 = 1BDh + 12h

Opcode = 100010

d = 0

W = 1

MOD = 00 Without Displacement

Reg = 010

R/M = 110 \rightarrow Direct Address.

$\underbrace{1000}_{8} \overbrace{1001}^9$

$\underbrace{0001}_1 \overbrace{0110}^6$

$\Rightarrow 8916h$

Ans.

6- MOV AX, [BX]

3

opcode = 100010

D = 1

W = 1

MOD = 00

REG = 000

RIM = 111

$\underbrace{10001011}_8 \quad \underbrace{0000111}_7 \Rightarrow 8B07h$

7- JL L1

IP = 2080h

L1 = 18Eh

Disp = 220Eh [IP+12]

$\underbrace{00001111}_{\text{Opcode}} \quad \underbrace{10001100}_{\text{cccc}} \quad 0E \quad 22$

→

→

SUB BX, [DI]

opcode = 001010

D = 1

W = 1

MOD = 00

Reg = 011

R/M = 101

$\overbrace{0010}^2 \quad \underbrace{1011}_B \quad \overbrace{0001}^1 \quad \underbrace{1101}_D$
 $\boxed{2B1Dh}$

SUB [DI], BL

001010

D = 0

W = 0

$\overbrace{0010}^2 \quad \overbrace{1000}^8$
2

ADD [BX][DI] + 1234h, AX

opcode = 000000

D = 0

W = 1

MOD = 10

Reg = 000

R/M = 001

$\overbrace{0000}^0 \quad \overbrace{0001}^1 \quad \overbrace{1000}^8 \quad \overbrace{0001}^1$

$\boxed{0181 \quad \underline{34 \quad 12} \quad h}$
displacement

ADD OFABE[BX][DI], DX

opcode = 000000

D = 0

W = 1

MOD = 10

Reg = 010

R/M = 001

$\begin{array}{ccc} & 1 & 1 \\ \hline 0000 & 0001 & 10010001 \\ \hline 0 & 9 & \end{array}$

0191 BEFAh

ADD AX, [SI]

opcode = 000000

D = 1

W = 1

MOD = 00

REG = 000

R/M = 100

$\begin{array}{ccc} 0 & 3 & 0 & 4 \\ \hline 0000 & 0011 & 0000 & 0100 \end{array}$

0304 h.

- 1) 8B 6F FE h
- 2) 89 A4 EA 01 h
- 3) F6 D8 h
- 4) 56 h
- 5) 33 41 CA h.

Sol

1) 8B 6F FE h

1000 1011 ^{Source}
 ↓ Mem @ ~~destination~~
 MOV 16 bit operation

0110 1111 ^{BP → 16-bit}
 ↓ [BX]
 Mem with 8-bit displacement

FE → 8 bit displacement

MOV BP, [BX+FEh]

2) 89 → 1000 1001 ^{ANS. Source}
 ↓ Reg @ ~~Destination~~
 MOV 16-bit operation

A4 → 1010 0100 ^{SP}
 ↓ [SI+DI6]
 Mem with 16-bit displacement

MOV [SI+01EA], SP

Ans.

3) F6 DB

F6 → 11110110 → 8 bit operation
NEG

DB → 11 011011
Register operation BL → 8 bit Register under Mod 11.

NEG BL
ANS.

4) 56h

01010110 → SI
PUSH SI

Why SI?? → valid 16-bit
Why not DH?? → Invalid 8-bit

5) F7 E7

F7 → 11110111 → 16 bit
MUL

E7 → 11100111
Register DI

MUL DI

ANS.

3

6) DO CO h

DO → 11 01 0000 → 8 bit operation

Rotate → many possibilities.

CO → 11 0000 0000
↓ ROL
AL → due to 8-bit operation
register operand rotate.

ROL AL, 1

ANS

7) 01 56 F7 h

01 → 00000000 1 → Register @ Source
→ 16-bit operation

56 → 0101 0110
ADD DX
↓ → BP+D8
Mem with D8

~~MOV~~ [BP+F7], DX
ADD

ANS.

Conditional JUMP example.

4

JL L1 ; IP = 2080h ; and L1 = 8Eh

16-bit
displacement
0111 cccc disp \rightarrow $\overset{7}{0111}$ $\underbrace{1100}_C$ 8E \Rightarrow 7C8E

Label - IP = Disp

+ve forward JMP
-ve backward JMP

MA