Instructions	Opcode	Instructions	Opcode	
MOV reg, reg	1000101			
MOV reg, mem	100010dw oorrrmmm	RCL reg, 1	1101000w oo010mmm	
MOV mem, reg	disp	RCL mem,1	disp	
MOV reg, imm	1011wrrr data	RCR reg, 1	1101000w oo011mmm	
	Torrwitt data	RCR mem,1	disp	
MOV mem, imm	1100011w oo000mmm	ROL reg, 1	1101000w oo000mmm	
	disp data	ROL mem,1	disp	
MOVSX reg, reg	00001111 1011111w	ROR reg, 1	1101000w oo001mmm	
MOVSX reg, mem	oorrrmmm disp	ROR mem,1	disp	
MOVZX reg, reg	00001111 1011011w	RCL reg, CL	1101001w oo010mmm	
MOVZX reg, mem	oorrrmmm disp	RCL mem, CL	disp	
MUL reg	1111011w oo100mmm	RCR reg, CL	1101001w oo011mmm	
MUL mem	disp	RCR mem, CL	disp	
NEG reg	1111011w oo011mmm	ROL reg, CL	1101001w oo000mmm	
NEG mem	disp	ROL mem, CL	disp	
NOT reg	1111011w oo010mmm	ROR reg, CL	1101001w oo001mmm	
NOT mem	disp	ROR mem, CL	disp	
OR reg, reg	000010du aannmm	RCL reg, imm	1100000w oo010mmm	
OR reg, mem	000010dw oorrrmmm	RCL reg, mm	disp data	
OR mem, reg	disp	RCL mem, mm	•	
OR reg, imm	1000000w oo001mmm	RCR reg, imm	1100000w oo011mmm	
OR mem, imm	disp	RCR mem, imm	disp data	
POP reg		ROL reg, imm	1100000w oo000mmm	
	01011rrr	ROL mem, imm	disp data	
POP mem	10001111 oo000mmm	ROR reg, imm	1100000w oo001mmm	
	disp	ROR mem, imm	disp data	
PUSH reg		ADD reg, reg	000000dw oorrrmmm	
	01010rrr	ADD reg, mem		
		ADD mem, reg	uiəp	
	11111111 oo110mmm	SUB reg, reg	001010dw oorrrmmm	
PUSH mem	disp	SUB reg, mem		
PUSH imm	01101000 data	SUB mem, reg DEC reg	•	
	000mmm		1111111w oo001mmm	
INC reg	IIIIIIW OOOOOIIIIII	_	disp	

MOD=11			Direct Effective Address				
	W=0	W=1	R/M	MOD = 00	MOD = 01	MOD = 10	
R/M			000	[BX]+[SI]	[BX]+[SI]+D <sub>8</sub>	[BX]+[SI]+D <sub>16</sub>	
000	AL	AX	000	[BX]+[DI]	[BX]+[DI] +D <sub>8</sub>	[BX]+[DI] +D <sub>16</sub>	
001	CL	CX		[BP]+[SI]	[BP]+[SI] +D <sub>8</sub>	[BP]+[SI] +D <sub>16</sub>	
010	DL	DX	010	[BP]+[DI]	[BP]+[DI] +D <sub>8</sub>	[BP]+[DI] +D <sub>16</sub>	
011	BL	BX	011		[SI] +D <sub>8</sub>	[SI] +D <sub>16</sub>	
100	AH	SP	100	[SI]	[DI] +D <sub>8</sub>	[DI] +D <sub>16</sub>	
101	CH	BP	101	[DI]			
110	DH	SI	110	Direct Address	[BP] +D <sub>8</sub>	[BP] +D <sub>16</sub>	
111	BH	DI	111	[BX]	[BX] +D <sub>8</sub>	[BX] +D <sub>16</sub>	

Chapter No: 10

Examples

1) MOV BL, AL

Opcode = 100010

D= 0

W = 0

Say aa raha hau, ya memory say.

Source is reference.]

W 0 8-bit operation

1 16-bit operation

MOD = 11 (Register to Register)

REG => Source Register = 000

RIM >> 011

10001000

11090011 C

⇒ 88C3h

AWS.

2) MOV CHOBL

opcode = 100010

D=100 Source is register.

W= 0 8 bit data.

MOD = 11 ( Ragister to Register)

Reg = 011

R/M = 101

10001000

11011 101 D

=> 88 DD h

ANS.

My

3- Mov Ax, ex Opcode = 100010 D= 0 Cx is register W=1 16 bil MOD = 11 (R-R)Reg = 001 RIM= 000  $\frac{9}{10001001}$   $\frac{8}{10001000} => 8908h$  ANS. 4- MOV CX, OABEH OPcode= 1011 W= 1 Reg = .001

1011 1001 BE OA => B9 BE OA h
B ANS.

Var1= 180h. +124 5- MOV VARI, DX.

OPcode = 100010 d= 0 W= 1

MOD = 00 Without Difforement

Reg= 010  $R/M = 110 \rightarrow Dieck Appress. 9$   $10001001 \quad 00010110 \Rightarrow 8916 h$ 

6- MOV AX, [BX]

opcode = 100010

D= 1

W = 1

( [05-44] Array [4]

MOD = 00

REG= 000

RIM= 111

 $\frac{8}{8}$   $\frac{7}{00000111} \Rightarrow 8807h$ 

7- JL L1

IP=2080h L1=18EA

Disp= 220Eh [IP+1]

0000 2111 1000 1100 0E 22 Opcode

SUB BX, [DI]

SUB [DI], BL

Opcode = 001010

D = 1

W = 1

MOD = 00

Reg = 011

R/M = 101

2

0010 1011

B

1281Dh

ADD [BX][DI] + 1234h, AX

Opcode = 000000

D = 0

NN = 1

MOD = 10

Reg = 000

R/M = 001

0000 0001 1000 0001

0181 34 12 h

displacement

ADD OFABE [BX][DI], DX

OPCODE = 000000

D = 0

W = 1

MOD = 10

Reg = 010

R/M = 001

0000 0001 10010001

0 9

- 1) 8B 6F FEh
- 2) 89 A4 EA O1 h
- 3) F6 D8 h
- 4) 56 h
- 5) 33 41 CA h.

501

2000 1011

Mov

16 bit operation O110 1111

Mean with 8-bit displacement FE -> 8 bil displacement

MOV BP, [BX+FEh] MOV BP , LIDX II L'I) ANS. Source

Reg @ Destanction

Reg @ Destanction

Mov

Mov

Mov

Sp

16-bit operation

Mem with 16-bit displacement

MOV [SI+OLEA], SP

1 Ams.

NEGI BL ANS.

4) 
$$56h$$

$$01010110$$

$$PUSH SI$$

Why SI?? -> valid 16-bit
Why not DH?? -> Invalid 8-bit

MUL DI ANS.

6) Docoh

DO -> 11010000 > 8 bit operation

Rotate -> many possibilities.

RoL

CO-> 11000000 DL -> due to 8-bit oferationi register operand rotate.

ROL AL, 1

ANS

T) 01 56 F7 h

Register @ Source

O1 > 00000001

ADD

DX

S6 > 0101 0110

BP+D8

Mem with D8

ADD

[BP+F7], DX

ANS.

Conditional Jump example.

JL L1 ; IP= 2080h; and L1=8Eh

16-bit 0111 cccc disp -> 0111 1100 8E => 7C8E displaced

> Label - IP = Disp +Ve forward JMP -Ve buckward JMP

