The state of the s BIUAGOETE



E.

National University of Computer & Emerging Sciences, Karachi Spring 2021 CS-Department



Final Examination June 14, 2021, 9:00 AM - 12:00 noon

Course Code: EE227	7.00 жм.— 12:00 воов	
Instructor Names: Mr Pak	Course Name: Digital Logic Design	PO ME
Student Roll No:	na Tabassum, Mr. Behraj Khan, Mr. Syed Wagar Ab.	med
Instructions	Section No:	

- Return the question paper. The question paper consists of two pages.
- All the answers must be solved according to the sequence given in the question paper.

Time: 180 minutes. Max Marks: 100 points

Ouestion 1: (Digital System and Boolean algebra)

[15 Points]

- (a) Add the following BCD numbers: 11010110+10011011
- [5] (b) Convert the sequence of binary numbers from 110112 to 111112 to a Gray code sequence.
- [5] (c) Determine the values of the following 32-bit single-precision floating-point binary number: 151 1 10000001 01001001110001000000000


Ouestion 2: (Combinational Logic Analysis)

[15 Points]





- included	Times 12 + R	Sha Sha
	Course Code: EE227 Course Names: Ms. Rabia Tabasasa Name: Digital Logic Design	
	Course Code: FF222	
	Instructor Names: Ms. Rabia T.L. Course Name: Digital Logic Design	
	1 Student Roll No: Rehraj Khan, Mr. Sved Wasser 1	
	The state of the s	
	Return the question paper. The court	
	Return the question paper. The question paper consists of two pages. All the answers must be solved according to the second pages.	
	All the answers must be solved according to the sequence given in the question paper. Time: 180 minutes.	
	No. No. of Street, and the str	
	Question 1: (Digital System and Boolean algebra) Max Marks: 100 points	
	[13 Points]	
	(a) Add the following BCD numbers 11010110 : 100110	
	to constitute acquence of history number 6 11011	
	(c) Desermine the values of the following 32-bit single-precision floating-point binary number: [5] 1 10000001 01001001110001000000000 [5]	
	Question 2: (Combinational Logic Analysis)	
	1 [15 Points]	
	 (a) Use Karnaugh map to simplify the Boolean function. F(A,B,C,D) = ∑(0,2,4,5,6,8,10,13,15) (b) Your friend Bazman is staying at your apartment to solve a mystery case. He noticed the lack of 	
	security in your apartment and conditioned to work on the case only if you design and install a	
	security system. Your apartment has 2 rooms. Each room has two windows and a door. If any two of	
	the doors or window or main entry gate to the apartment is opened then your designed security	
	system activates the alarm. The alarm also activates if any of the windows or the door of Batman's	1-11
		The Real Property lies






Fig-1

(b) Design a half-subtractor using basic primary gates.

=

(c) Implement the logic function in the table by using a (74S151) 8 input data selector multiplexer.

Question 3: (Functions of Combinational Logic)

[20 Points]

(a) The waveforms in Fig 1 are applied to the 4-bit even parity generator. Determine the output parity




Fig-1

[5]

(b) Design a half-subtractor using basic primary gates.

[2]

(c) Implement the logic function in the table by using a (74S151) 8 input data selector multiplexer.

$$X(A3,A2,A1,A0) = \sum (0,1,2,5,7,10,12)$$


[5]

(d) implement a full adder using 3 to 8 line decoder.

Ouestion 4: (Latches and Flip Flop)

(a) Fig 2 shows the JK inputs, clock and the Q output of a negative edge triggered JK flip-flop.

Determine if the device is defective or not. Identify the defected outputs (if any)




(b) A D flip-flop is connected such that the output Q' is feedback as input. Determine the Q output in relation to the clock. What specific function does this device perform? Also, draw the circuit diagram.

Design active low S-R latch, write down the truth table and draw the timing diagram as well [5]

(d) Draw the waveforms for inputs CLK, Q, Q' and the two outputs for the circuit in Fig 3. [5]

151

(e) For the circuit in Fig 4, develop a timing diagram for eight clock pulses, showing the QA and QB




(b) A D flip-flop is connected such that the output Q' is feedback as input. Determine the Q output in relation to the clock. What specific function does this device perform? Also, draw the circuit

Design active low S-R latch, write down the truth table and draw the timing dyagram as well [5]

(d) Draw the waveforms for inputs CLK, Q, Q' and the two outputs for the circuit in Fig 3. [5]

For the circuit in Fig 4, develop a timing diagram for eight clock pulses, showing the Q4 and Q2 [5] outputs in relation to the clock. [2]



- (a) Show how to connect a 4-bit asynchronous counter for each of the following moduli: (i) 13 (ii) 08
- If a 5-bit ring counter has an initial state 10001, determine the waveform for each Q output. [2]
- Determine the output sequence of the counter in Fig 5. Consider the counter initially cleared. [2]




Fig-5

Design an up down counter with the binary count sequence: 001 - 010 - 101 - 111 - 001. You may use any type of flip-flop. [10]