

6.331 Pset 2

Josh Gordonson

September 20, 2011

1

1.1

The maximum slew rate of the hold capacitor can be calculated from $\frac{I_o}{C_h}$

$$\begin{aligned} Slew_{max+} &= \frac{10mA}{100pF} = 10^8 \left[\frac{V}{s} \right] \\ Slew_{max-} &= \frac{9mA}{100pF} = 10^7 \left[\frac{V}{s} \right] \end{aligned} \quad (1)$$

The error caused by the given current imbalance (10mA on top, 9mA on bottom) can be found by modeling the incremental resistance of the diodes at their respective quiescent currents, assuming a v_D of $V_{TH} = 25mV$:

$$\begin{aligned} r_D &= \frac{v_D}{i_D} = \frac{2V_{TH}}{I_D} \\ r_{D_{top}} &= \frac{2KT}{5mA} = 10\Omega \\ r_{D_{bot}} &= \frac{2KT}{4.5mA} = 11.1\Omega \end{aligned} \quad (2)$$

Now, we use the incremental resistive model to find the incremental error caused by current mismatch in the two legs of the floating current source. To do this, we find the equivalent resistance of one of the top legs in parallel with the rest of the legs in series.

$$\frac{10\Omega(2 * 11.1\Omega + 10\Omega)}{20\Omega + 2 * 11.1\Omega} 1mA = 6mV$$

1.2

From (1):

$$\Delta V_{Slew} = \frac{I_o}{C_{Hold}} = 10^8 \frac{V}{s}, \quad \frac{10}{10^8 \frac{V}{s}} = 100nS$$

The change in voltage due to the switching lag can be calculated by multiplying the slew rate by Δt .

$$\Delta V_{error} = \frac{I_o \Delta t}{2C_{hold}} = \frac{10^8 * 10^{-9}}{2} = 50mV$$

1.3

To evaluate the effect of stray capacitance on each diode, we look at the equilibrium case where the input and output are held at 5V. At switching time, the diodes are reverse-biased, causing charge dump proportional to the reverse-bias voltage. On the input half of the diode network, the charge is supplied by the input signal. On the output half of the diode network, the charge is sourced from C_{hold} .

First, we find $\Delta V_{D_{top}}$, which is equal to the change in voltage across the top diode; $\Delta V_{D_{top}} = .6 - 20 = -20.6V$. Next, you can find the amount of charge that is dumped due to the abrupt change in V_D by using the relationship $Q = CV$; $\Delta Q_{d_{top}} = C_{top} \Delta V_{D_{top}} = -.206nC$. Rinse and repeat for the bottom diode; $\Delta V_{D_{bot}} = 10.6V$ $\Delta Q_{d_{bot}} = .106nC$.

Now you have to find the change in charge on C_{hold} .

$$\Delta Q_{hold} = \Delta Q_{d_{top}} + \Delta Q_{d_{bot}} = -.1nC$$

$$\Delta V_{out} = \frac{\Delta Q_{hold}}{C_{hold}} = -1V$$

1.4

To find the step response of the sample and hold in sample mode you need an incremental model of the diode network, replacing each diode with a resistor of value r_d equal to its incremental resistance. From there, the problem simplifies to a first order low-pass filter. From equation (2):

$$r_d = 10\Omega$$

$$\frac{V_o}{V_i} = \frac{1}{r_d c_h s + 1}$$

$$\frac{V_o}{V_i} \frac{1}{s} = \frac{1}{r_d c_h s^2 + s}$$

$$= 1 - e^{\frac{-t}{r_d c_h}}$$

$$.999 = 1 - e^{\frac{-t}{r_d c_h}}$$

$$t_{0.1\%} = -r_d c_h \ln(.001)$$

$$\int_0^t 1 - e^{\frac{-t}{r_d c_h}} dt = t + r_d c_h e^{\frac{-t}{r_d c_h}} - r_d c_h$$

2

The real component of the incremental input impedance is given by the following transfer function, which follows from using KCL at the emitter node with a test current on the base.

$$\begin{aligned}
I_{test} + I_c &= I_e, & I_{test} + I_c &= V_\pi \frac{1}{r_\pi \parallel c_\pi} + g_m V_\pi \\
V_\pi \frac{1}{r_\pi \parallel c_\pi} + g_m V_\pi &= V_e C_E s, & V_e &= V_{test} - V_\pi \\
V_{test} &= I_{test} r_\pi \parallel c_\pi \left(\frac{1}{r_\pi \parallel c_\pi} + g_m \right) + 1 \\
Z_{In} = \frac{V_{test}}{I_{test}} &= \frac{1 + g_m r_\pi \parallel c_\pi}{C_E s} + r_\pi \parallel c_\pi, & r_\pi \parallel c_\pi &= \frac{r_\pi}{r_\pi c_\pi s + 1} \\
&= \frac{r_\pi c_\pi s + 1 + g_m r_\pi}{C_E s (r_\pi c_\pi s + 1)} + \frac{r_\pi}{r_\pi c_\pi s + 1} \\
&= \frac{r_\pi (c_\pi s + C_E s + g_m) + 1}{C_E s (r_\pi c_\pi s + 1)} \frac{-C_E r_\pi c_\pi w^2 - C_E j w}{-C_E r_\pi c_\pi w^2 - C_E j w} \quad (3) \\
\Re\{Z_{In}\} &= \frac{(C_E - g_m r_\pi c_\pi) r_\pi}{r_\pi^2 c_\pi^2 C_E w^2 + C_E}
\end{aligned}$$

So, If $C_E < g_m r_\pi c_\pi$, then the incremental input resistance to the amplifier is negative for all frequencies.

To plot the incremental input impedance, we use equation (3)

$$Z_{In} = \frac{\frac{r_\pi (c_\pi + C_E)}{r_\pi g_m + 1} s + 1}{\frac{C_E}{r_\pi g_m + 1} s (r_\pi c_\pi s + 1)}$$

Clearly, we have a zero at $w = \frac{r_\pi g_m + 1}{r_\pi (c_\pi + C_E)}$, an integrator with gain $\frac{r_\pi g_m + 1}{C_E}$, and a pole at $w = \frac{1}{r_\pi c_\pi}$

3

Given the specifications, we're to design a sample and hold with a 'hold gain' of $10^9 * 1nS$. We can think of this in exactly the same way as we did when we ganged up a bunch of gain stages for the vertical amplifier in an oscilloscope.

To minimize the V_{hold} error, V_e , we need to sum all of the V_e from each stage.

$$\begin{aligned} V_{e1} &= \alpha \frac{\tau_h}{\tau_s}, & \beta &= \frac{\tau_h}{\tau_s} \\ V_{e2} &= \alpha \beta \\ V_{e3} &= \vdots \end{aligned}$$

Here α is the constant of proportionality between β and V_e . After a sum, we get that the total error is $\sum_n V_{e_n} = n\alpha\beta$. Additionally, we know that $\beta^n = 10^9$, since the 'hold gain' is 10^9 . Assuming $\alpha = 1$,

$$\begin{aligned} \beta^n &= 10^9 \\ \beta &= 10^{9/n} \\ \frac{d}{dn} n 10^{9/n} &= (n - 9 \ln 10) \frac{10^{9/n}}{n} \\ &= 0, & \text{to find minimum} \\ n - 9 \ln 10 &= 0 \\ n &= 9 \ln 10 = 21 \text{ stages} \\ 10^{\frac{9}{9 \ln 10}} &= e^{\left[\frac{\text{gain}}{\text{stage}} \right]} \end{aligned}$$