





NOT gate




AND gate




OR gate




NOR gate




XOR gate




XNOR gate





HALf adder




FULL adder




4 BIT Adder







D LATCH




D LATCH REGISTER




MS D LATCH




MS DLATCH REGISTER




CPU




4AND




CENTRAL UNIT




T FF




PRG CNTR



4-5 DECODER



OPCODE



FINISH 8 BIT CPU