




NOT gate




AND gate




OR gate




NOR gate




XOR gate




XNOR gate




HALf adder




FULL adder




4 BIT Adder




ALU




SR




DLATCH




D LATCH REGISTER




MS D LATCH



MS D LATCH REGISTER




CPU




4AND







CENTRAL UNIT




T FF




PRG CNTR



4-5 DECODER



OPCODE



FINISH 8 BIT CPU