








Instruction: No marks will be awarded for Direct Answers

1. Process the **JK LATCH** given below for all possible cases and fill the table accordingly?

CIRCUIT:

CLK=0, J= , K= , $Q_{T+1} = \overline{Q_{T+1}}$ = 	CLK=0, J= , K= , $Q_{T+1} = \overline{Q_{T+1}}$ = 
CASE I ($Q_t = 0$)	CASE-II ($Q_t = 1$)
CLK=1, J=0 , K=0, $Q_{T+1} = \overline{Q_{T+1}}$ = 	CLK=1, J=0 , K=0, $Q_{T+1} = \overline{Q_{T+1}}$ = 
CLK=1, J=0 , K=1, $Q_{T+1} = \overline{Q_{T+1}}$ = 	CLK=1, J=0 , K=1, $Q_{T+1} = \overline{Q_{T+1}}$ = 

ID: _____ NAME: _____ SECTION: _____



JK Latch						JK LATCH with SET/RESET				
	E	J	K	Q_{t+1}	$\overline{Q}_{t+1}$		SET	CLEAR	Q_{t+1}	$\overline{Q}_{t+1}$
	0	X	X				0	0		
	1	0	0				0	1		
	1	0	1				1	0		
	1	1	0				1	1		
	1	1	1							

2. Modify given **NAND** Based JK FlipFlop circuit to introduce Asynchronous **CLEAR** and **SET** inputs fill table above?

