The supported instructions are:

Instructions	Instruction Format (MAX 39 BITS)
RESET : Clear Output Register and flags and Register Files	<3 Bit Instruction> Example: 000XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Store Value to Reg File A at specified address	<3 Bit Instruction><4 bit Address><32 bit Value> Example: 0010010000011110000111100001111
Store Value to Reg File B at specified address	<3 Bit Instruction><4 bit Address><32 bit Value> Example: 0100010000011110000111100001111
Add values Op-A, Op-B using the supplied addresses	<3 Bit Instruction><4 bit Address to Register File A><4 bit Address to Register File B> Example: 01100100011
Subtract Op-A, Op-B	<3 Bit Instruction><4 bit Address to Register File A><4 bit Address to Register File B> Example: 10000100011
Bitwise-OR Op-A, Op-B	<3 Bit Instruction><4 bit Address to Register File A><4 bit Address to Register File B> Example: 10100100011
Bitwise-AND Op-A, Op-B	<3 Bit Instruction><4 bit Address to Register File A><4 bit Address to Register File B> Example: 11000100011
Shift Left Op-A by Op-B times	<3 Bit Instruction><4 bit Address to Register File A><4 bit Address to Register File B> Example: 11100100011

Our design is fully completed and has been tested on FPGA as well as through Timing Waveforms. It's fully pipelined and performs operations on the provided instruction set. Deliverables completed:

- Our Design can operate on all the instructions provided for Tesbench testing.
- Our Design is effectively pipelined, all outputs and inputs are registered as well as the intermediate output
- Our implemented architecture will reset the program counter as well as the program once all the instructions in our instructions file (memory.dat file) are executed, so the HEX displays are cleared as well as the Registers and program counter is reset.
- Pressing reset at any point in program execution will automatically reset the program counter and the registers, as well as the HEX displays.

Description:


We followed the standard pipelined design for this assignment which implements a 32-bit microprocessor design on the provided Instruction set. In our top module file, we call all the individual

building blocks. We first instantiate a Program counter which returns a 5-bit value of current count. This count value is fed to our Instruction Que module. This module reads the memory.dat file and returns the instruction that is pointed by the Program Counter's 5-bit value. This instruction is then passed on to the Instruction_update module. This module will update the flags for Register operands file Register A and Register B. The register flags are required so that the Register module can use these flags to decide whether to clear the register or read a certain (memory location/row) located value or store a value.

The next module that is instantiated is the Decoder module. This module will dissect the 39-bit instruction and extract the provided data based on the type of instruction. For example, if there is an instruction to store a value on an address for Register A, then the decoder module will extract the value part and the address part from that instruction into the respective registers that are output from the decoder. These registers are passed on to the individual register modules, Register A and Register B which will update the register files according to the type of instruction and the resister flags. Finally, the ALU module is instantiated which will perform the operation on the two operands, Register A and B according to the instruction.

In our design KEY-0 is mapped to the clock and the KEY-1 is mapped to reset. Since these KEYs are active so KEY-1 is held at high for program to execute. For HEX display, HEXO and HEX1 is used for displaying contents of Register A, HEX2 and HEX3 are used for displaying contents of Register B and finally HEX4 and HEX5 display the contents of ALU's output Regsiter.

RTL



Waveform Simulation:

Clock Time Period: 10ns

Total Simulation period: 1us

Instructions executed: All 41 instructions provided for the testbench, last instruction will automatically reset the whole program, clearing Register A and Register B as well as the ALU output Register and the program counter.

Flow of Program: To track the flow of program through simulation, we can inspect the outputs of Data_A which represents the contents of Register A and similarly Data_B and the output result after operation in the result register. The LEDR displays a flag which shows if the ALU performed any action on the two operands i.e., if the instruction required just storing or reading of values in one of the two registers. 1 value of this LEDR shows that no operation was performed by ALU i.e., it was a read/write instruction and 0 value shows that an operation was performed by ALU and the output is showed in 'result' register.

Name 0 ps 0 ps > HEX0 B 0000001 5 > HEX1 B 0000001 5 > HEX2 B 0000001	ns .	160,0 ns 200,0 ns 24	0 _i 0 ns 280 _i 0 ns 320 _i 0 ns	360 _i 0 ns 400 _i 0 ns	5 440 ₁ 0 ns 480 ₁ 0 ns 52		
> HEX1 B 0000001	P ²		0000001		Xio		
> HEX2 B 0000001					0000001		
			0000001		00		
> HEX3 B 0000001 > HEX4 B 0000001			0000001		0000001		
> HEX5 B 0000001					0000001		
	0\(\)11\(\)10\(\)11\(\)10\(\)11\(\)10\(\)11\(\)10\(\)11\(\)			1 × 10 × 11 × 10 × 11 × 10 × 11 × 10	X11 X 10 X 11 X		
> Data_B B 000000	> Data_A B 000000		000000000000000000000000000000000000000				
> result B 000000			000000000000000000000000000000000000000		Xioo		
LEDR[B 1							
0 ₁ 0 ns	520 ₁ 0 ns	530 ₁ 0 ns	540 _i 0 ns	550 ₁ 0 ns	560 _i 0 ns		
X	1001111	X	0010010	X	0000110		
<u> </u>	0001000		0001100		0000000		
							
X 1:	1 10	X 11	10	X 11	X 10		
	000000000000000000000000000000000000000		000000000000000000000000000000000000000		000000000000000000000000000000000000000		
00	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000		000000000000000000000000000000000000000		
570 _i 0 ns	580 _i 0 ns	590,0 ns	600 _i 0 ns	610 _i 0 ns	620 _i 0 ns		
				Ý			
	1001100		0100100		0100000		
X							
X	0001111		0100000	X	0100100		
X	0001111		0100000	110000	0100100		
X	0001111		0100000	1100000	0100100		
X		X 11		1100000			
X	11 X 10	X 11 00000000	X 10	X	11 10		
X		00000000		X	11 10 000000000000000000000000000000000		
X	11 X 10 0000000000000000000000000000000	00000000	X 10	X	11 X 10		
X	11 X 10 0000000000000000000000000000000	00000000	X 10	X	11		

620 _i 0 ns	630 _i 0 ns	640 _; 0 ns	650 _, 0 ns	660 _i 0 ns	670
0100000	X.	0001111	X	0000000	
0100100	X	1001100	X	0000110	
X 10		11 X	10	11	10
000000000000000000000000000000000000000		000000000000000000000000000000000000000		000000000000000000000000000000000000000	
670,0 ns	680 _: 0	ns	690 _i 0 ns	700 _i 0 n	s
χ	00011	100	X	0001000	0
	00100	010	X	100111	1
X 1	11	10	X	11 X	10
	000000000000000000000000000000000000000			000000000000000000000000000000000000000	
	000000000000000000000000000000000000000			000000000000000000000000000000000000000	
	000000000000000000000000000000000000000	000000000000000000000000000000000000000		000000000000000000000000000000000000000	100000000000
0,0 ns 720,0 ns	730 ₁ 0 ns 740,1	0 ns 750,0 ns	760,0 ns 770,0 ns	780,0 ns 790,0 ns	800 ₁ 0 ns
X	0000001	X	1001111	0010010	0000110
X	0000001	X	0001000 X	0001100 X	0000000
y .			000001		
X 11 X 10		10 11		11 10	11 / 10
	000000000000000000000000000000000000000			000000000000000000000000000000000000000	i
0000000000	000000000000000000000000000000000000000		000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000
		00000000	300000000000000000000000000000000000000		

810 _i 0 ns	1	820) _i 0 ns	830	0 _i 0 ns	840 _i	_i 0 ns	850	D _i O ns	860	0 ns
		100	1100		·	0100	100		V	0100	
=		100	1100			0100	0100		1	0100	0000
		000	1111		<u> </u>	0100	0000		X	0100	0100
								100	1100		
	44		<u> </u>						V		10
<u> </u>	11		00000000000000	10	X 11	00000000000	000000000000000000000000000000000000000	0	X 11 Y 000		0000000000000110
			0000000000000000		1		0000000000000011				00000000000000101
									000000000000000000000000000000000000000		
	870.0 ns		880,	0 ns	890,	.0 ns		900 _, 0 ns		910	0 ns
			0001	111				0000000			
			1001	100				0000110			
	X	11	X		10		11		10		11
	X	00000	00000000000	000000000000001	111	<u> </u>	000000000	0000000000000	000000001000		000000000
	X	00000	000000000000	000000000000001	100		000000000	000000000000000000000000000000000000000	000000000011		000000000
		920 _i 0 ns		930,0	ns		940 _. 0 ns		950,0 ns		960 _i 0 ns
	(0001100					0001000				
	(0010010		X			1001111		X		
								0000001			
11	1		10	X	11		\rightarrow	10	X	11	X
00	00000000000	0000000000	0000001001		0000	0000000000	000000000000000000000000000000000000000	00001010	X		
00	000000000000	0000000000	000000010	X	0000	0000000000	000000000000000000000000000000000000000	00000001	X		
							0000000000	000000000000000000000000000000000000000	0000000000		
				-	,						

960 _i 0 ns	970,	0 ns 9	30 _, 0 ns	990	.0 ns	1.0 us
		0000001				
		0000001				
X	10	11	X	10	X	11
	00	000000000000000000000000000000000000000	000			
	OC	000000000000000000000000000000000000000	000			
					i I	

FPGA Demo Pictures:

