

The supported instructions are:

Instructions	Instruction Format (MAX 39 BITS)
RESET : Clear Output Register and flags and Register Files	<3 Bit Instruction> Example: 000XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Store Value to Reg File A at specified address	<3 Bit Instruction><4 bit Address><32 bit Value> Example : 001001000001111000011110000111100001111
Store Value to Reg File B at specified address	<3 Bit Instruction><4 bit Address><32 bit Value> Example: 010001000001111000011110000111100001111
Add values Op-A, Op-B using the supplied addresses	<3 Bit Instruction><4 bit Address to Register File A><4 bit Address to Register File B> Example: 01100100011
Subtract Op-A, Op-B	<3 Bit Instruction><4 bit Address to Register File A><4 bit Address to Register File B> Example: 10000100011
Bitwise-OR Op-A, Op-B	<3 Bit Instruction><4 bit Address to Register File A><4 bit Address to Register File B> Example: 10100100011
Bitwise-AND Op-A, Op-B	<3 Bit Instruction><4 bit Address to Register File A><4 bit Address to Register File B> Example: 11000100011
Shift Left Op-A by Op-B times	<3 Bit Instruction><4 bit Address to Register File A><4 bit Address to Register File B> Example: 11100100011

Our design is fully completed and has been tested on FPGA as well as through Timing Waveforms. It's fully pipelined and performs operations on the provided instruction set.

Deliverables completed:

- Our Design can operate on all the instructions provided for Tesbench testing.
- Our Design is effectively pipelined, all outputs and inputs are registered as well as the intermediate output
- Our implemented architecture will reset the program counter as well as the program once all the instructions in our instructions file (memory.dat file) are executed, so the HEX displays are cleared as well as the Registers and program counter is reset.
- Pressing reset at any point in program execution will automatically reset the program counter and the registers, as well as the HEX displays.

## Description:


We followed the standard pipelined design for this assignment which implements a 32-bit microprocessor design on the provided Instruction set. In our top module file, we call all the individual

building blocks. We first instantiate a Program counter which returns a 5-bit value of current count. This count value is fed to our Instruction Que module. This module reads the memory.dat file and returns the instruction that is pointed by the Program Counter's 5-bit value. This instruction is then passed on to the Instruction\_update module. This module will update the flags for Register operands file Register A and Register B. The register flags are required so that the Register module can use these flags to decide whether to clear the register or read a certain (memory location/row) located value or store a value.

The next module that is instantiated is the Decoder module. This module will dissect the 39-bit instruction and extract the provided data based on the type of instruction. For example, if there is an instruction to store a value on an address for Register A, then the decoder module will extract the value part and the address part from that instruction into the respective registers that are output from the decoder. These registers are passed on to the individual register modules, Register A and Register B which will update the register files according to the type of instruction and the register flags. Finally, the ALU module is instantiated which will perform the operation on the two operands, Register A and B according to the instruction.

In our design KEY-0 is mapped to the clock and the KEY-1 is mapped to reset. Since these KEYS are active so KEY-1 is held at high for program to execute. For HEX display, HEX0 and HEX1 is used for displaying contents of Register A, HEX2 and HEX3 are used for displaying contents of Register B and finally HEX4 and HEX5 display the contents of ALU's output Register.

## RTL






## Waveform Simulation:

**Clock Time Period:** 10ns

**Total Simulation period:** 1us

**Instructions executed:** All 41 instructions provided for the testbench, last instruction will automatically reset the whole program, clearing Register A and Register B as well as the ALU output Register and the program counter.


**Flow of Program:** To track the flow of program through simulation, we can inspect the outputs of **Data\_A** which represents the contents of Register A and similarly **Data\_B** and the output result after operation in the result register. The LEDR displays a flag which shows if the ALU performed any action on the two operands i.e., if the instruction required just storing or reading of values in one of the two registers. 1 value of this LEDR shows that no operation was performed by ALU i.e., it was a read/write instruction and 0 value shows that an operation was performed by ALU and the output is showed in 'result' register.







960,0 ns                      970,0 ns                      980,0 ns                      990,0 ns                      1.0 us



00000000000000000000000000000000

00000000000000000000000000000000



## FPGA Demo Pictures:

