

EE230 – Final Project

1.9 GHz CP PLL Design

(using 45nm CMOS Technology)

Muhammad Aldacher
Chad Santos

Overview

- 1) Project Target
- 2) Matlab Simulations
- 3) VerilogA Simulations
- 4) PLL Circuits
 - a. PFD
 - b. Charge Pump
 - c. Loop Filter
 - d. VCO
 - i. LC tank
 - ii. Current-Starved Ring
 - e. Divider
- 5) System Simulations
- 6) Corner Simulations
- 7) Summary


(1)

Project Target

Target

$$FOM = 10 \log \left(Jitter^2 \cdot \frac{Power}{1 \text{ mW}} \right) < -220 \text{ dB}$$

PLL Block Diagram




(2)

Matlab Simulations


System Parameters

Parameter	Value
F_{REF}	30 MHz
F_{OUT}	1.9 GHz
M_{Divider}	64
I_{CP}	100 μA
K_{VCO}	600 MHz/V
R_{p}	6.5 K Ω
C_{p}	100 pF
C_2	10 pF

Open-Loop Bode Plots



Closed-Loop Bode Plots




Code Plot Parameters

Parameter		Value
Zero	f_z	0.245 MHz
Unity-Gain BW	f_{ugb}	0.871 MHz
Pole	f_{p3}	2.693 MHz
Max Phase Margin	PM_{Max}	56.44°
Phase Margin	PM	56.38°
Closed-Loop BW	BW	1.41 MHz


(3)

VerilogA Simulations

Test Bench




Waveforms




(4)

PLL Circuits


1- PFD




2- Charge Pump




2- Charge Pump



3- Loop Filter




PFD/CP



Reference lagging by 1ns


PFD/CP



Reference leading by 1ns

4- VCO

a) LC VCO



LC Oscillator

Differential o/p

Sat Nov 24 10:22:46 2018

Differential o/p

884.3335mV


VCO_Out



VCO_Freq

...time" ?node "auto" ?threshold 0)


1.90598GHz



LC Oscillator

freq sweep: Amp sweep: PN sweep

Sat Nov 24 10:31:39 2018




Vcontrol Tuning Range

LC Oscillator

freq sweep: Amp sweep: PN sweep


Sat Nov 24 10:31:39 2018



Phase Noise at 1MHz Offset


4- VCO

b) Current Starved Ring VCO




Inverter stages

Current Starved Ring Oscillator



Current Starved Ring Oscillator



Vcontrol Tuning Range


Current Starved Ring Oscillator

value(pnoise) 1.0MHz)

Name Vis V2

value(pnoise) 1.0MHz) -85.9058dBc/Hz


Phase
Noise



Phase Noise at 1MHz Offset

5- Divider

- Divide-by-64
(6 Divide-by-2 blocks)




CMOS

TSPC


5- Divider

a) TSPC Flipflop



5- Divider


b) CMOS Flipflop



(5)

PLL System Simulations

Test Bench




A. Using LC VCO

Waveforms

Transient Response

Thu Nov 15 20:30:21 2018




RMS Jitter

drpJitter(?result "proise_pnjitter" ?unit "Second" ?k 1 ?event 0)

Name

■ [...]event=214.563p.rms



RMS Jitter = 1.5431 ps
(integrated from 1KHz to 1GHz)

[Second].rms.Integ(1K 1G) = 1.54309p


RMS Jitter

Pk-Pk Jitter

(drpJitter ?result "pnoise_pnjitter" ?unit "Second" ?ber 1e-06 ?k 1 ?event 0)


Name

...ns=214.563p;ber=1e-6
...ns=214.563p;ber=1e-9
...ns=214.563p;ber=1e-12




PkPk Jitter
@diff. BERs
(integ. From
1K to 1G)

Eye Diagram Jitter



Eye Diagram Jitter




B. Using Current-Starved Ring VCO

Waveforms

Transient Response

Sat Nov 24 12:24:49 2018




RMS Jitter

drpJitter(?result "prnoise_pnjitter" ?unit "Second" ?k 1 ?event 0)

Name

■ ...cond/event=200.77p.rms




RMS Jitter = 18.9632 ps
(integrated from 1KHz to 1GHz)

J[Second].rms.integ(1K 1G) = 18.9632p

Pk-Pk Jitter

(drp)jitter ?result "pnoise_pnjitter" ?unit "Second" ?ber 1e-06 ?k 1 ?event 0)



PkPk Jitter

@diff. BERs
(integ. From
1K to 1G)

Comparison

	PLL with LC VCO	PLL with Ring VCO
Tuning Range	1.68 GHz – 2.02 GHz	0.5 GHz – 3 GHz
Locking Time	< 2.1 us	< 1.5 us
P dissipation	1.26175 mW	1.21701 mW
RMS Jitter	1.5421 ps	18.9632 ps
FOM	-235.23 dB	-213.59 dB

(6)

Corner Simulations


All Corners

Fb Freq

Sat Dec 1 21:30:02 2018


V1

Out Freq			
Out Freq		1.91964GHz	nom 27 1
Out Freq		1.91599GHz	...7 ... 1.1
Out Freq		1.94609GHz	...5 ... 0.9
Out Freq		1.92393GHz	...4 ... 0.9
Out Freq		1.91599GHz	...3 ... 1.1
Out Freq		1.94609GHz	...1 ... 0.9
Out Freq		1.92393GHz	...0 ... 0.9



Freq_out

Fb Freq			
Fb Freq		30.033MHz	nom 27 1
Fb Freq		30.077MHz	...7 ... 1.1
Fb Freq		30.054MHz	...5 ... 0.9
Fb Freq		30.015MHz	...4 ... 0.9
Fb Freq		30.077MHz	...3 ... 1.1
Fb Freq		30.054MHz	...1 ... 0.9
Fb Freq		30.015MHz	...0 ... 0.9



Freq_Fb

Nominal

TT, 27°, 1 V_{DD}


Fb Freq

Sat Dec 1 21:30:02 2018

V1


Out Freq			
Out Freq	*	1.91964GHz	nom 27 1
Out Freq	*	1.91599GHz	...7 ... 1.1
Out Freq	*	1.94609GHz	...5 ... 0.9
Out Freq	*	1.92393GHz	...4 ... 0.9
Out Freq	*	1.91599GHz	...3 ... 1.1
Out Freq	*	1.94609GHz	...1 ... 0.9
Out Freq	*	1.92393GHz	...0 ... 0.9

Freq_out



Fb Freq			
Fb Freq	*	30.033MHz	nom 27 1
Fb Freq	*	30.077MHz	...7 ... 1.1
Fb Freq	*	30.054MHz	...5 ... 0.9
Fb Freq	*	30.015MHz	...4 ... 0.9
Fb Freq	*	30.077MHz	...3 ... 1.1
Fb Freq	*	30.054MHz	...1 ... 0.9
Fb Freq	*	30.015MHz	...0 ... 0.9

Freq_Fb




FF, 125°, 0.9 V_{DD}

Fb Freq

Sat Dec 1 21:30:02 2018


Out Freq				
Out Freq	*	1.91064GHz	nom	27 1
Out Freq	*	1.91590GHz	...7	... 1.1
Out Freq	*	1.94600GHz	...5	... 0.9
Out Freq	*	1.92393GHz	...4	... 0.9
Out Freq	*	1.91590GHz	...3	... 1.1
Out Freq	*	1.94600GHz	...1	... 0.9
Out Freq	*	1.92393GHz	...0	... 0.9

Freq_out



Fb Freq				
Fb Freq	*	30.033MHz	nom	27 1
Fb Freq	*	30.077MHz	...7	... 1.1
Fb Freq	*	30.054MHz	...5	... 0.9
Fb Freq	*	30.015MHz	...4	... 0.9
Fb Freq	*	30.077MHz	...3	... 1.1
Fb Freq	*	30.054MHz	...1	... 0.9
Fb Freq	*	30.015MHz	...0	... 0.9

Freq_Fb



FF, 125°, 1.1 V_{DD}


Fb Freq

Sat Dec 1 21:30:02 2018

V1


Out Freq				
Out Freq	*	1.91064GHz	nom	27 1
Out Freq	*	1.91599GHz	...7	... 1.1
Out Freq	*	1.94600GHz	...5	... 0.9
Out Freq	*	1.92393GHz	...4	... 0.9
Out Freq	*	1.91599GHz	...3	... 1.1
Out Freq	*	1.94600GHz	...1	... 0.9
Out Freq	*	1.92393GHz	...0	... 0.9

Freq_out



Fb Freq				
Fb Freq	*	30.033MHz	nom	27 1
Fb Freq	*	30.077MHz	...7	... 1.1
Fb Freq	*	30.054MHz	...5	... 0.9
Fb Freq	*	30.015MHz	...4	... 0.9
Fb Freq	*	30.077MHz	...3	... 1.1
Fb Freq	*	30.054MHz	...1	... 0.9
Fb Freq	*	30.015MHz	...0	... 0.9

Freq_Fb




FF, -40°, 0.9 V_{DD}

Fb Freq

Sat Dec 1 21:30:02 2018


Out Freq				
Out Freq	*	1.91964GHz	nom	27 1
Out Freq	*	1.91599GHz	...7	... 1.1
Out Freq	*	1.94600GHz	...5	... 0.9
Out Freq	*	1.92393GHz	...4	... 0.9
Out Freq	*	1.91599GHz	...3	... 1.1
Out Freq	*	1.94600GHz	...1	... 0.9
Out Freq	⚙	1.92393GHz	...0	... 0.9

Freq_out




Fb Freq				
Fb Freq	*	30.033MHz	nom	27 1
Fb Freq	*	30.077MHz	...7	... 1.1
Fb Freq	*	30.054MHz	...5	... 0.9
Fb Freq	*	30.015MHz	...4	... 0.9
Fb Freq	*	30.077MHz	...3	... 1.1
Fb Freq	*	30.054MHz	...1	... 0.9
Fb Freq	⚙	30.015MHz	...0	... 0.9

Freq_Fb



FF, -40° , $1.1 V_{DD}$




SS, 125°, 0.9 V_{DD}

Fb Freq


Sat Dec 1 21:30:02 2018

V1

Out Freq			
Out Freq	*	1.91964GHz	nom 27 1
Out Freq	*	1.91599GHz	...7 ... 1.1
Out Freq	*	1.94609GHz	...5 ... 0.9
Out Freq	*	1.92393GHz	...4 ... 0.9
Out Freq	*	1.91599GHz	...3 ... 1.1
Out Freq	*	1.94609GHz	...1 ... 0.9
Out Freq	*	1.92393GHz	...0 ... 0.9



Fb Freq			
Fb Freq	*	30.033MHz	nom 27 1
Fb Freq	*	30.077MHz	...7 ... 1.1
Fb Freq	*	30.054MHz	...5 ... 0.9
Fb Freq	*	30.015MHz	...4 ... 0.9
Fb Freq	*	30.077MHz	...3 ... 1.1
Fb Freq	*	30.054MHz	...1 ... 0.9
Fb Freq	*	30.015MHz	...0 ... 0.9



Freq_out

Freq_Fb


SS, 125°, 1.1 V_{DD}

Fb Freq

Sat Dec 1 21:30:02 2018


Out Freq				
Out Freq	*	1.91964GHz	nom	27 1
Out Freq	*	1.91599GHz	...7	... 1.1
Out Freq	*	1.94600GHz	...5	... 0.9
Out Freq	*	1.92393GHz	...4	... 0.9
Out Freq	*	1.91599GHz	...3	... 1.1
Out Freq	*	1.94600GHz	...1	... 0.9
Out Freq	*	1.92393GHz	...0	... 0.9

Freq_out



Fb Freq				
Fb Freq	*	30.033MHz	nom	27 1
Fb Freq	*	30.077MHz	...7	... 1.1
Fb Freq	*	30.054MHz	...5	... 0.9
Fb Freq	*	30.015MHz	...4	... 0.9
Fb Freq	*	30.077MHz	...3	... 1.1
Fb Freq	*	30.054MHz	...1	... 0.9
Fb Freq	*	30.015MHz	...0	... 0.9

Freq_Fb




SS, -40°, 0.9 V_{DD}

Fb Freq

Sat Dec 1 21:30:02 2018


Out Freq				
Out Freq	*	1.91964GHz	nom	27 1
Out Freq	*	1.91599GHz	...7	... 1.1
Out Freq	*	1.94600GHz	...5	... 0.9
Out Freq	*	1.92393GHz	...4	... 0.9
Out Freq	*	1.91599GHz	...3	... 1.1
Out Freq	*	1.94600GHz	...1	... 0.9
Out Freq	*	1.92393GHz	...0	... 0.9

Freq_out



Fb Freq				
Fb Freq	*	30.033MHz	nom	27 1
Fb Freq	*	30.077MHz	...7	... 1.1
Fb Freq	*	30.054MHz	...5	... 0.9
Fb Freq	*	30.015MHz	...4	... 0.9
Fb Freq	*	30.077MHz	...3	... 1.1
Fb Freq	*	30.054MHz	...1	... 0.9
Fb Freq	*	30.015MHz	...0	... 0.9


Freq_Fb



SS, -40°, 1.1 V_{DD}

Freq_out

Freq_Fb



(7) Summary

- Our work shows a comparison between a CP-PLL using a **Ring VCO** & another using an **LC VCO**:
 - The Ring VCO gives a higher K_{VCO}, which affects the PLL's stability & gives a higher jitter than that in the LC VCO.
 - Using the LC VCO, we were able to achieve a low RMS jitter with a reasonable power dissipation, achieving the required FOM.
- In our corners' analysis:
 - The range of the output frequency after the PLL locks is between **1.916 GHz & 1.946 GHz**.
 - The range of the feedback frequency after the PLL locks is between **30.015 MHz & 30.077 MHz**.