




Capacitive DAC for Asynchronous SAR ADC

MUHAMMAD ALDACHER
5/17/2020



Reference





Reference:

O. Kardonik, "A study of SAR ADC and implementation of 10-bit asynchronous design," M.S. Thesis, Department of Electrical and Computer Engineering, University of Texas at Austin, 2013.




Schematics









Testbench




















Unit Cap Cd = 1fF






Unit Cap: Cd = 10fF





Unit Cap: Cd = 50fF





Note

- The settling time decreases by:
 - 1. Decreasing the unit Cap value.
 - Decreasing the resistance of the transmission gate switches.
 (By increasing W of the PMOS & NMOS of the TG switches)