




Digital Logic for Asynchronous SAR ADC

MUHAMMAD ALDACHER 4/20/2020




Block Diagram






Schematics



SISON SISON



D-flipflop with asynchronous Set & Reset






Testbench & Simulations

SISONA SI




Testbench





Waveforms

 $Comp_in = 0$





Waveforms

Comp_in = 1

