Dynamic Comparator for Asynchronous SAR ADC

MUHAMMAD ALDACHER

4/16/2020

Block Diagram



Clk = 1 → Reset

Clk = 0 → Compare

Testbench & Simulations

Testbench


vdd
V3
vdc=1
gnd
Vinp
Vinn
V8
V1
tvpalre=1ø
Vref_p
Vref_n
V9
V10
vdc=Vcm + voff
vdc=Vcm - voff
VCM
d
V6
V4
vdc=Vcm
vdc=-1
C8
C7
C6
C5
C4
C3
C2
C1
Cdummy1
C18
C17
C16
C15
C14
C13
C12
C11
Cdummy2
c=128f
c=64f
c=32f
c=16f
c=8f
c=4f
c=2f
c=1f
vgp
vgn
inp
inn
out+
out-
outp
outn
Comparator
ready
clkb
clk
S_bar
S
VDD
VSS
Ibias
I_bias
I25
idc=5u
V0
V2
v1=1
v2=0
tr=1p

Testbench (parameters)



Overdrive test

Diff Vin_min = 2 x 100 mV



Overdrive test

Diff Vin_min = 2 x 10 mV



Overdrive test

Diff Vin_min = 2 x 1 mV (Smallest Resolution)



Modifications

1) Preamp:


VDD
v_dd
PM4
PM5
PM3
PM2
"gpdk045_pmos1v"
w:120n
l=10*45n
m=Mp
m=Mp_s
out−
out+
in+
in−
NM1
NM7
NM8
"gpdk045_nmos1v"
l=10*45n
m=Mn
dis
I_bias
NM5
NM6
NM3
NM4
PM6
w=2.40n
w=1.2u
l=10*150n
m=Mcx
m=Mc*0.5
Vb
DISABLE
VSS
gndd
*For Partial turn-off

2) Regenerative Latch:



Testbench (parameters)

Removed



Overdrive test

Diff Vin_min = 2 x 1 mV (Smallest Resolution)