

VerilogA Models for 8-bit Synchronous SAR ADC

MUHAMMAD ALDACHER
3/1/2020




Synchronous SAR ADC

SISONA SI




Synchronous SAR ADC



SISUM SISUM




Synchronous SAR Logic Block



SISON SISON




Waveforms



SISNA SI SUSISNA SISNA SUSISNA SISNA SISNA




Waveforms



SISNA SISNA



Waveforms (1 sample)



SISNA SISNA



VerilogA Codes

SISTINASI



1) Sample-And-Hold

```
// VerilogA for SampleAndHold
'include "constants.vams"
'include "disciplines.vams"
module VerilogA SampleAndHold(clk,vin,vmin,vout);
parameter real vtrans=0.5;
parameter real delay = 0;
parameter real ttime = 1p;
parameter real clk threshold = 0.5;
                                                      //vdd is 1v
input clk,vin,vmin;
output vout;
electrical vout, vin, vmin, clk;
real v;
analog begin
                  // Sampling Phase (+1 is for rising edge, -1 is for falling edge)
                  @(cross(V(clk) - clk_threshold, +1))
                                    v = V(vin);
                  V(vout) <+ transition(v,delay,ttime);
endmodule
```



2) Clocked Comparator (single output)

```
// VerilogA for ClockedComparator
`include "constants.vams"
'include "disciplines.vams"
module VerilogA ClockedComparator(dout,vref,vin,clk);
parameter real clk th=0.5;
parameter real delay = 0;
parameter real ttime = 1p;
input vin, vref, clk;
output dout;
electrical dout, vref, vin, clk;
real d result;
analog begin
                  @(cross(V(clk) - clk_th, -1)) begin
                                    if(V(vin) > V(vref)) begin
                                                       d result = 1;
                                    end
                                    else begin
```

3) SAR Logic

```
parameter real ttime = 1p;
parameter real clk threshold = 0.5;
// 8-bits (8-cycles) + 1-cycle for sampling + 1-cycle for Register output = 10-
cycles
inout vdd, vss;
input in comp, clk;
output d0,d1,d2,d3,d4,d5,d6,d7;
output sampleclk, regclk;
electrical in comp,clk,d0,d1,d2,d3,d4,d5,d6,d7,regclk,sampleclk,vdd,vss;
real d_0,d_1,d_2,d_3,d_4,d_5,d_6,d_7,sample_en,sar_counter,reg_out;
analog begin
  // Initial State
  @(initial_step) begin
      sample_en = 1;
      d7 = 0;
      d 6 = 0;
      d 5 = 0;
      d 4 = 0;
      d 3 = 0;
      d 2 = 0;
      d 1 = 0;
      d 0 = 0;
      sar counter = 9; //10-bit counter
```

```
// Operation
   // Comparison
   // At Rising Edge of clk, the bits are updated for comparison.
   // At Falling Edge of clk, the Comparator produces the new bit (Regeneration)
                                                           @(cross(V(clk) - clk threshold, +1))
           if(sar counter == 9) begin
                  sample en = 1; //1st count is for sampling
                 reg out = 0;
                                                                 d 7 = 0; d 6 = 0; d 5 = 0; d 4 = 0; d 3 = 0; d 2 = 0; d 1 = 0; d 0 = 0;
                  sar_counter = sar_counter - 1; end
          else if(sar counter == 8) begin
                  d 7 = 1; d 6 = 0; d 5 = 0; d 4 = 0; d 3 = 0; d 2 = 0; d 1 = 0; d 0 = 0;
                  sar counter = sar counter - 1; end
           else if(sar_counter == 7) begin
                  d = V(in comp); d = 1; d = 0; d = 0
                  sar counter = sar counter - 1; end
           else if(sar_counter == 6) begin
                 d_6 = V(in\_comp); d_5 = 1; d_4 = 0; d_3 = 0; d_2 = 0; d_1 = 0; d_0 = 0;
                  sar counter = sar counter - 1; end
           else if(sar_counter == 5) begin
                  d_5 = V(in_comp); d_4 = 1; d_3 = 0; d_2 = 0; d_1 = 0; d_0 = 0;
                  sar counter = sar counter - 1; end
```



if(sample_en == 1) begin sample en = 0; end

if(sar_counter == 0) begin reg out = 1; end

3) SAR Logic "Cont'd"

```
else if(sar counter == 4) begin
      d = V(in comp); d = 1; d = 0; d = 0; d = 0; d = 0;
      sar counter = sar counter - 1; end
    else if(sar_counter == 3) begin
      d 3 = V(in comp); d 2 = 1; d 1 = 0; d 0 = 0;
      sar counter = sar counter - 1; end
    else if(sar counter == 2) begin
      d_2 = V(in_comp); d_1 = 1; d_0 = 0;
      sar_counter = sar_counter - 1; end
    else if(sar counter == 1) begin
      d_1 = V(in_comp); d_0 = 1;
      sar counter = sar counter - 1; end
    else if(sar counter == 0) begin
      d_0 = V(in_comp);
      sar counter = 9; end
 // Producing the neg edge of the pulse to sample & to get the output of the
register
                   @(cross(V(clk) - clk threshold, -1))
                   begin
```

```
V(d7) <+ transition(d_7,delay,ttime);
V(d6) <+ transition(d_6,delay,ttime);
V(d5) <+ transition(d_5,delay,ttime);
V(d4) <+ transition(d_4,delay,ttime);
V(d3) <+ transition(d_3,delay,ttime);
V(d2) <+ transition(d_2,delay,ttime);
V(d1) <+ transition(d_1,delay,ttime);
V(d0) <+ transition(d_0,delay,ttime);
V(regclk) <+ transition(reg_out,delay,ttime);
V(sampleclk) <+ transition(sample_en,delay,ttime);
end
endmodule
```



4) Output Register (8-bit)

```
// VerilogA for SAR VerilogA, VerilogA Register 8bit, veriloga
                                                                                analog begin
'include "constants.vams"
                                                                                                  @(cross(V(clk) - clk threshold, +1))
'include "disciplines.vams"
                                                                                                  begin
                                                                                                                    d_7 = V(in7);
module
                                                                                                                    d 6 = V(in6);
VerilogA_Register_8bit(clk,in0,in1,in2,in3,in4,in5,in6,in7,out0,out1,out
                                                                                                                    d 5 = V(in5);
2,out3,out4,out5,out6,out7,vdd,vss);
                                                                                                                    d 4 = V(in4);
                                                                                                                    d_3 = V(in3);
parameter real vtrans=0.5;
                                                                                                                    d_2 = V(in2);
parameter real delay = 0;
                                                                                                                    d 1 = V(in1);
parameter real ttime = 1p;
                                                                                                                    d 0 = V(in0);
parameter real clk threshold = 0.5;
                                                                                                  end
inout vdd, vss;
                                                                                                  V(out7) <+ transition(d_7,delay,ttime);
input clk,in0,in1,in2,in3,in4,in5,in6,in7;
                                                                                                  V(out6) <+ transition(d 6,delay,ttime);
output out0,out1,out2,out3,out4,out5,out6,out7;
                                                                                                  V(out5) <+ transition(d 5,delay,ttime);
                                                                                                  V(out4) <+ transition(d_4,delay,ttime);
electrical
                                                                                                  V(out3) <+ transition(d 3,delay,ttime);
clk,in0,in1,in2,in3,in4,in5,in6,in7,out0,out1,out2,out3,out4,out5,out6,o
                                                                                                  V(out2) <+ transition(d_2,delay,ttime);
ut7,vdd,vss;
                                                                                                  V(out1) <+ transition(d 1,delay,ttime);
real d 0,d 1,d 2,d 3,d 4,d 5,d 6,d 7;
                                                                                                  V(out0) <+ transition(d_0,delay,ttime);
                                                                                 end
                                                                                endmodule
```

5) DAC (8-bit)

```
// VerilogA for VerilogA DAC 8bit
`include "constants.vams"
'include "disciplines.vams"
module
VerilogA_DAC_8bit(d0,d1,d2,d3,d4,d5,d6,d7,vout,vdd,vss,vmin,vmax);
parameter real vtrans=0.5;
parameter real delay = 0;
parameter real ttime = 1p;
inout vdd, vss;
input d0,d1,d2,d3,d4,d5,d6,d7;
input vmin, vmax;
output vout;
electrical vout,vdd,vss,d0,d1,d2,d3,d4,d5,d6,d7,vmin,vmax;
real result,d_0,d_1,d_2,d_3,d_4,d_5,d_6,d_7;
analog begin
    d7 = V(d7)*128;
    d 6 = V(d6)*64;
    d_5 = V(d5)*32;
    d_4 = V(d4)*16;
```

```
d_3 = V(d3)*8;
d_2 = V(d2)*4;
d_1 = V(d1)*2;
d_0 = V(d0)*1;

result = ((d_7+d_6+d_5+d_4+d_3+d_2+d_1+d_0) * ((V(vmax)-V(vmin))/(256))) + V(vmin);

V(vout) <+ transition(result,delay,ttime);
end

endmodule</pre>
```

d_0 = 0; d_0b = 1; end

* D Flipflop (with asynchronous Set & Reset)

```
// VerilogA for SAR VerilogA, VerilogA D FlipFlop, veriloga
'include "constants.vams"
'include "disciplines.vams"
module VerilogA_DFlipFlop(D,clk,Q,Qb,set,reset,vdd,vss);
parameter real vtrans=0.5;
parameter real delay = 0;
parameter real ttime = 1p;
parameter real clk_threshold = 0.5;
inout vdd, vss;
input D,clk,set,reset;
output Q,Qb;
electrical D,clk,Q,Qb,set,reset,vdd,vss;
real d_0,d_0b;
analog begin
  @(cross(V(set) - vtrans, +1)) begin
    d_0 = 1;
    d 0b = 0; end
  @(cross(V(reset) - vtrans, +1)) begin
```

```
@(cross(V(clk) - clk_threshold, +1))
begin
  if((V(set) < vtrans) && (V(reset) < vtrans) ) begin
    if(V(D) > vtrans) begin
    d_0 = 1; d_0b = 0; end

    else begin
    d_0 = 0; d_0b = 1; end
    end
end

V(Q) <+ transition(d_0,delay,ttime);
V(Qb) <+ transition(d_0b,delay,ttime);
end</pre>
```

endmodule