


# Digital Logic for Asynchronous SAR ADC


MUHAMMAD ALDACHER

4/20/2020


# Block Diagram



# Schematics




# D-flipflop with asynchronous Set & Reset




# Testbench & Simulations

# Testbench



# Waveforms

Comp\_in = 0





# Waveforms

Comp\_in = 1

