




Dynamic Comparator for Asynchronous SAR ADC

MUHAMMAD ALDACHER 4/16/2020



Block Diagram






Testbench & Simulations

SISONA SI




Testbench




SISNA SISNA




Testbench (parameters)



Diff Vin_min = 2 x 100 mV




Diff Vin_min = 2 x 10 mV





Diff Vin_min = 2 x 1 mV (Smallest Resolution)






Modifications

SISONA SI




1) Preamp:






2) Regenerative Latch:





Testbench (parameters)





Diff Vin_min = 2 x 1 mV (Smallest Resolution)

