TX FIR Equalizer

12 Gbps


(Eye Diagram)

Muhammad Aldacher

Design Parameters


Parameter	Value
Data Rate	12 Gb/s
VDD	1 V
Tx-Driver	Current Mode (CML)
Vswing (PK2PK)	0.5 V
BIAS	10mA
Channel	12-inch FR4

Channel = 12×1 -inch FR4 section



1) Eye Diagram (without Equalization)

TB Schematics




LIB: **analogLib** CELL: **vprbs**

Zero value: **0 V** / 1 V One value: **1 V** / 0 V Bit period: **83.33ps**

<mark>(1/12G)</mark>

Rise/Fall times: 2.5 ps Edge type: linear Trigger: Internal LFSR Mode: PN32

Analysis Setup




Name	Туре	Details	EvalType
Filter	Filter 🔽	Filter	Filter Y
*** Voltages ***	expr		point
	signal	/inp	point
	signal	/inn	point
	signal	/outp	point
	signal	/outn	point
	signal	/outp_load	point
	signal	/outn_load	point
	signal	/x	point
	signal	/vbias	point
*** Currents ***	expr		point
/Vdd_I/PLUS_I	signal …	/Vdd_I/PLUS	point
/Rout/PLUS_I	signal	/Rout/PLUS	point
*** Outputs ***	expr		point
Vtxout_pk2pk	expr	(VT("/outp") - VT("/outn"))	point
Vtxout_eye	expr	eyeDiagram(Vtxout_pk2pk 0 VAR("sim_time") (2 * (1 / VAR("Data_rate"))) ?autoCenter t)	point
Vload_pk2pk	expr	(VT("/outp_load") - VT("/outn_load"))	point
Vload_eye	expr	eyeDiagram(Vload_pk2pk 0 VAR("sim_time") (2 * (1 / VAR("Data_rate"))) ?autoCenter t)	point

Eye Diagram


Eye Diagram

Measurements → Eye Diagram




2) Eye Diagram(with Equalization)


TB Schematics



TB Schematics



Analysis Setup




Eye Diagram

* The Sign bit of the XOR gates is set to 1, to subtract the cursor values from the main waveform.


Name	Туре	Details	EvalType
Filter	Filter 🔽	Filter	Filter
*** Voltages *** expr			point
	signal	/inp	point
	signal	/inn	point
	signal	/outp	point
	signal	/outn	point
	signal	/outp_load	point
	signal	/outn_load	point
	signal	/x	point
	signal	/vbias	point
*** Currents ***	expr		point
/Vdd_I/PLUS_I	signal	/Vdd_I/PLUS	point
/Rout/PLUS_I	signal	/Rout/PLUS	point
*** Outputs ***	expr		point
Vtxout_pk2pk	expr	(VT("/outp") - VT("/outn"))	
Vtxout_eye	expr	eyeDiagram(Vtxout_pk2pk 1e-08 VAR("sim_time") (2 * (1 / VAR("Data_rate"))) ?autoCenter t)	
Vload_pk2pk	expr	(VT("/outp_load") - VT("/outn_load"))	
Vload_eye	expr	eyeDiagram(Vload_pk2pk 1e-08 VAR("sim_time") (2 * (1 / VAR("Data_rate"))) ?autoCenter t)	point
*** FIR ***	expr		point
	signal	/dp_pre_1	point
	signal	/dn_pre_1 * Delay time of 10ns is added to	point
	signal	/dp_main remove any settling time issues at	point
	signal	/dn_main the beginning of the simulation.	point
	signal	/dp_post_1	point
	signal	/dn_post_1	point
	signal	/dp_post_2	point
	signal	/dn_post_2	point
	signal	/vclk	point

Eye Diagram

Measurements → Eye Diagram



Eye Diagram (Comparison)



Eye Diagram (Comparison)

	No Equalization	With Equalization (4-tap)
Eye Height (Max)	103.1 mV	223.3 mV
Eye Width (Max)	38.69 ps	73.38 ps
Swing (PK2PK)	500 mV (–250mV ~ +250mV)	328 mV (–164mV ~ +164mV)