Cadence Inverter Transistor Sizing Tutorial
Cadence Inverter Ocean Introduction
Cadence Inverter Corners Tutorial
Cadence Inverter VerilogA Tutorial

Alfred Sargezi & Zain Ali

AMS Group - San Jose State University ams.sjsu.edu


## **Unix account and Cadence Setup Instructions**

1. Set up a Unix account by visiting the following website.

## https://unix.engr.sjsu.edu/wiki/doku.php

2. Complete the Cadence Tutorial. This will setup cadence on your account and provide you with a general idea on how to use cadence. Type "csh" in linux terminal to switch to your directory.


Alternatively, you can also go to your unix account management online and set it up as csh there.




http://www.engr.sjsu.edu/mjones/cadence6.pdf

# **Testbench**


1. Create a Inverter Testbench as follows:




2. Vpulse is created as follows:



3. Launch ADE L and set up the following:



4. Run the ADE L once and launch calculator. Set up the following two test benches for tplh and tphl. We will be using the delay function in calculator. tplh




#### Switch rising and falling.



## To find tp, average them both.

```
.5*delay(v("/in" ?result "tran-tran") .5 1 "rising" v("/out" ?result "tran-tran") .5 1 "falling" 0 0 nil nil )
+.5*delay(v("/in" ?result "tran-tran") .5 1 "falling" v("/out" ?result "tran-tran") .5 1 "rising" 0 0 nil nil )
```

5. Run a parametric analysis sweeping the width. In ADE L, under Tool select Parametric Analysis.




- 6. After the parametric analysis is complete, go back to calculator and plot the functions to find the optimal size for your transistors.
- 7. You can also use risetime and falltime to get the correct width value. We have to use the ymax function so we can extract a value since rise time and falltime are continuous functions in cadence. See below.


Test 🛆	Name	Type	Expression/Signal/File	Plot	Save
mixed_c		signal	/vout		
mixed_c		signal	/vin		
mixed_c	risetime	expr	riseTime(VT("/vout") 0 nil 1 nil 10 90 t "time")		V
mixed_c	falltime	expr	riseTime(VT("/vout") 1 nil 0 nil 10 90 t "time")		V
mixed_c	ristimev	expr	ymax(riseTime(VT("/vout") 0 nil 1 nil 10 90 t "time"))	<b>~</b>	V
mixed_c	falltime	expr	ymax(riseTime(VT("/vout") 1 nil 0 nil 10 90 t "time"))	<b>~</b>	V
mixed_c	tphl	expr	delay(VT("/vin") 0.5 1 "rising" VT("/vout") 0.5 1 "fallin	V	V
mixed_c	tplh	expr	delay(VT("/vin") 0.5 1 "falling" VT("/vout") 0.5 1 "risin	<b>V</b>	V
mixed_c	tp	expr	((0.5 * delay(VT("/vin") 0.5 1 "rising" VT("/vout") 0.5 1	<b>~</b>	V

## **OCEAN and ADE XL**


- 8. Ocean. Lets say you want to use a different transistor for whatever reason and want to finds its sizing. We can simply save a couple of scripts(inside ADE L and XL) and modify some files to get desired results instead of recreating the whole test bench. The following uses XL.
- 9. Start by opening up ADE XL and setting up a test bench inside it. Select "Create New View" and press OK.




10. Underneath data view you will see a couple of options.



11. Click and click to add test and it will open a window similar to ADE L.




- 12. This is very similar to L. Set up the test bench similar to what you did before. Run a transient analysis and select outputs and rise times, fall times, delays, etc. **Leave width blank.**
- 13. Under global variables in Data View you can add width. You can either set it up as a single value or run a sweep for certain variables.



- 14. ADE XL is much easier for running parametric analysis. Next we will save an ocean script.
- 15. You can either click on File → Save script or Click on the Save script icon ( in ) next to the normal button on the toolbar. Next step is to run the ocean script. The default directory will be the st45 folder where you ./s45 script to start virtuoso is located.



16. To run the ocean script simply type load("size.ocn") in the main virtuoso window and hit enter. Be patient, it will take a while to run depending on your sweep size.




17. If the plot window keeps closing go back to your ocean script. At the end there is a "End XL Mode command" section. Just comment ocnxlEndXLMode() by pulling a semicolon in front of it. Rerun the ocean file and it won't close the plot anymore.


- 18. Once you have the plot you can figure out what the correct width ratio is.
- 19. Make a new schematic and name it inv\_lowvt. Copy and paste the original components and simply change the transistors with pmos1v lvt and nmos1v lvt. Keep everything else the same.
- 20. Make a copy of size.ocn and name is size\_lvt.ocn. Open it with a text editor (such as gedit) and replace all instances of inv with inv\_lowvt. Run file size\_lvt.ocn and it will plot the data with lowvt transistors. You can repeat the above steps with highvt and whatever else is in your library.
- 21. **Note: This is just a proof of concept.** If you are more comfortable with the ADE L/XL environment, just use that. This might help people process some information slightly faster. If you are interested in ocean just google a manual and look up functions.

#### **Corners**


22. **Corners:** Under data view select "Click to add corner". (If you are using ADE L then look under setup and then model libraries and you can do the same thing).




23. You will get the following window. Temperature is a predefined variable in Virtuoso. You can simply enter values. We are testing from -40 to 125. It's in degrees Celsius. You can also add parameters and design variables and sweep them here.




24. Under Model Group Select "Click to edit". You will get the following window. Select "Click to add". It might take a little while to load. Do not Click on the little explore button. Make sure you click on "Click to add".




25. Mirror it to the image below. You can just type it in once and copy paste the model path. Make sure red arrow is selected and you should see a drop down menu. Add six of these so you can add all the different corners as shown below. Hit Ok.




26. Now go back to your Corner setup window. In the Model Group under Section you will see the 6 models if you set it up properly. Add all 6 of them one by one.




27. Now that temperature and Models are added simply hit the Add/Update Corner button(it's the red one below) and you should get something similar to this.




- 28. Save your sweep file using the Save button. Next time you need to run a corner analysis, simply reload the file and you can skip all of the above steps.
- 29. Go back to data view and make sure corner is selected.



- 30. Make sure you only have one value for width. Rerun the simulation. If you sweep width again it will simply run 36\*(number of widths) that you sweep. It will give you your rise and fall times for various corners.
- 31. Change the main power supply in the schematic and just call it vdd instead of 1V.




32. In Corners, under design variables, now select vdd and enter values 0.9, 1, 1.1.



33. Re-run the simulation. Now you will have your voltage corners too. You can vary the numbers as required. Just keep it mind, each variation adds 36 tests already in there. Modify the test bench for faster results.

## Verilog - A

- 34. In the main virtuoso window type in editor = "gedit" and press enter. This will change the editor to gedit. (If you really like to use vi, you can skip this step. If you don't know what vi is, then just change your editor to gedit)
- **35.** Create a new file. Use the following template. Save it in the same library as your inverter. We are basically making a verilogA file. It will open with gedit (if you set it up correctly). **Name the file inv\_verilogA**. **If you name it the same as your inverter you will not be able to create a symbol.**



36. Write your Verilog code. If you did it properly, it will ask you to create a symbol. Else if will give you syntax errors. Sample code is below.

// VerilogA for mixed\_components, inv\_verilogA, veriloga

```
`include "constants.vams"

include "disciplines.vams"

module inv_verilogA(in,out, vss, vdd);
```


inout vdd, vss; input in; output out;

```
electrical in, out, vss, vdd;
```

```
analog begin
    if(V(in)>((V(vdd)-V(vss))/2))
    V(out)<+ V(vss);
    else
    V(out)<+ V(vdd);
end</pre>
```

## endmodule

37. Put everything in the same inverter test bench.



- 38. In ADE , plot the vin, vout and voutv. You can see the difference between an ideal model (verilogA) and actual transistor level implementation.
- 39. VerilogA becomes more useful when you are trying to implement complex systems. You might need to model it in varying ways depending on your output requirement.