

Subsections

- [7.3.1 Static Noise Margin](#)
- [7.3.2 Steady State Degradation](#)

7.3 6T SRAM Cell




Figure 7.18: Circuit of a 6 transistor SRAM cell. It consists of two CMOS inverters and two access MOSFETs. NBT stress mainly affects the p-channel transistors.

Static random access memory (SRAM) can retain its stored information as long as power is supplied. This is in contrast to dynamic RAM (DRAM) where periodic refreshes are necessary or non-volatile memory where no power needs to be supplied for data retention, as for example flash memory. The term "random access" means that in an array of SRAM cells each cell can be read or written in any order, no matter which cell was last accessed.

The structure of a 6 transistor SRAM cell, storing one bit of information, can be seen in Figure 7.18. The core of the cell is formed by two CMOS inverters, where the output potential of each inverter V_{out} is fed as input into the other V_{in} . This feedback loop stabilizes the inverters to their respective state.

The access transistors and the word and bit lines, WL and BL, are used to read and write from or to the cell. In standby mode the word line is low, turning the access transistors off. In this state the inverters are in complementary state. When the p-channel MOSFET of the left inverter is turned on, the potential $V_{l,out}$ is high and the p-channel MOSFET of inverter two is turned off, $V_{r,out}$ is low.

To write information the data is imposed on the bit line and the inverse data on the inverse bit line, \overline{BL} . Then the access transistors are turned on by setting the word line to high. As the driver of the bit lines is much stronger it can assert the inverter transistors. As soon as the information is stored in the inverters, the access transistors can be turned off and the information in the inverter is preserved.

For reading the word line is turned on to activate the access transistors while the information is sensed at the bit lines.

7.3.1 Static Noise Margin




Figure 7.19: Static noise margin (SNM) of the unstressed SRAM cell. The window in the "butterfly" curve illustrates the hardness against DC noise.

A key figure of merit for an SRAM cell is its static noise margin (SNM). It can be extracted by nesting the largest possible square in the two voltage transfer curves (VTC) of the involved CMOS inverters, as seen in Figure 7.19. The SNM is defined as the side-length of the square, given in volts. When an external DC noise is larger than the SNM, the state of the SRAM cell can change and data is lost.

7.3.2 Steady State Degradation

The effect of NBTI impacts one or both p-channel MOSFETs in the SRAM cell, depending on the charge state during temperature stress. The result is a degraded VTC and, therefore, a degraded SNM.




Figure 7.20: Degradation of one p-channel MOSFET in an SRAM cell. An interface trap density $N_{it} = 3 \times 10^{11} \text{ cm}^{-2}$ causes read failure even at zero noise.

Figure 7.20 shows the impact of NBTI on an SRAM cell. Here, only one of the p-channel MOSFETs is degraded. This is the typical situation when the information stored in the cell does not change frequently. An interface trap density of $N_{it} = 10^{11} \text{ cm}^{-2}$ is enough to drastically reduce the SNM. At

$N_{it} = 3 \times 10^{11} \text{ cm}^{-2}$ the window completely disappears and the SRAM cell loses its functionality.




Figure 7.21: Degradation of both p-channel MOSFETs in an SRAM cell. The original "butterfly" curve is completely degenerated.

Assumed degradation of both p-channel MOSFETs results in shift of the VTCs of both inverters (Figure 7.21). This leads to a complete degeneration of the original VTCs.