



EE141-Spring 2010 Digital Integrated Circuits

Lecture 14
Complex CMOS - Cntd

EECS141

Lecture #14

1

Administrativa

- ❑ Hw 5 due Today.
- ❑ Hw 6 posted early next week. You get TWO weeks for this one.
- ❑ Project phase 1 will be launched today
- ❑ Out of town next week
 - We lecture offered by Stanley
 - Fr lecture cancelled – Make-up on Tu March 16 at 3:30pm

EECS141

Lecture #14

2

Class Material

- Last lecture
 - Inverter energy
 - Project launch
- Today's lecture
 - Optimizing complex CMOS
 - Pass Transistor Logic
- Reading (Ch 5, 6)

EECS141

Lecture #14

3



CMOS Logic Revisited

EECS141

Lecture #13

4

Analyzing and Optimizing Complex CMOS Gates


- ❑ Techniques very similar to the inverter case
- ❑ Logical Effort technique as the means for gate sizing and topology optimization
- ❑ However ... some other things to be aware of

EECS141

Lecture #13

5

Fan-In Considerations




EECS141

Lecture #13

6

Fan-In Considerations




EECS141

Lecture #13

7

t_p as a Function of Fan-In




Gates with a fan-in greater than 4 should be avoided.

EECS141

Lecture #13

8

t_p as a Function of Fan-Out



All gates have the same drive current.

Slope is a function of “driving strength”

t_p as a Function of Fan-In and Fan-Out

- Fan-in: **quadratic** due to increasing resistance and capacitance
- Fan-out: each additional fan-out gate adds **two** gate capacitances to C_L


$$t_p = a_1 FI + a_2 FI^2 + a_3 FO$$

Fast Complex Gates: Design Technique 1

□ Transistor sizing

- as long as fan-out capacitance dominates

□ Progressive sizing



Distributed RC line

$M1 > M2 > M3 > \dots > MN$
(the FET closest to the output is the smallest)

Can reduce delay by more than 20%;
Be careful: input loading, junction caps,
decreasing gains as technology shrinks


EECS141

Lecture #13


11

Fast Complex Gates: Design Technique 2

□ Transistor ordering



delay determined by time to
discharge C_L , C_1 and C_2



delay determined by time to
discharge C_L

EECS141


Lecture #13

12

Fast Complex Gates: Design Technique 3

□ Alternate logic structures

$$F = ABCDEFGH$$




EECS141

Lecture #13

13

Fast Complex Gates: Design Technique 4

□ Isolating fan-in from fan-out using buffer insertion



EECS141

Lecture #13

14

Fast Complex Gates: Design Technique 5

- Reducing the voltage swing

$$t_{pHL} = 0.5 (C_L V_{DD}) / I_{DSATn}$$

$$= 0.5 (C_L V_{swing}) / I_{DSATn}$$

- linear reduction in delay
- also reduces power consumption
- But the following gate is slower!
- Or requires use of “sense amplifiers” on the receiving end to restore the signal level (memory design)

EECS141

Lecture #13

15




Pass-Transistor Logic

EECS141

Lecture #13

16


Pass-Transistor Logic



- N transistors
- No static consumption

Example: AND Gate

Example: AND Gate




EECS141

Lecture #13

19

Pass Transistor Logic LE

- What is LE of “gate” shown below for A and B inputs?
 - Hint: Can you answer this question with only the information shown below?




EECS141

Lecture #13

20

Pass Transistor Logic LE

- In CMOS, a “gate” is defined only when trace a connection all the way back to a supply
 - Otherwise don't know what drive resistance really is



$$C_{gate \bar{A}} =$$

$$R_{gate \bar{A}} =$$


$$LE_{\bar{A}} =$$

EECS141

Lecture #13

21

Pass Transistor Logic LE



$$C_{gate B} =$$

$$R_{gate B} =$$


$$LE_B =$$

EECS141

Lecture #13

22

NMOS-Only Logic




EECS141

Lecture #13

23

NMOS Only Logic: Level Restoring Transistor




- Advantage: Full Swing
- Restorer adds capacitance, takes away pull down current at X
- Ratio problem

EECS141

Lecture #13

24

Restorer Sizing




- Upper limit on restorer size
- Pass-transistor pull-down can have several transistors in stack

EECS141

Lecture #13

25

Pass Transistor Logic LE




$$C_{gate B} =$$

$$R_{gate B} =$$

$$LE_B =$$

With level restore:



$$R_{gate B} =$$


$$LE_B =$$

EECS141

Lecture #13

26

Complementary Pass Transistor Logic




EECS141

Lecture #13

27

CPL Level Restore



EECS141

Lecture #13

28



Solution 2: Transmission Gate

EECS141

Lecture #13

29

Resistance of Transmission Gate




EECS141

Lecture #13

30

Pass-Transistor Based Multiplexer




EECS141

Lecture #13

31

Transmission Gate XOR



EECS141

Lecture #13

32




CMOS Layout

EECS141

Lecture #13

33

Complex CMOS Gate



EECS141

Lecture #13

34

Cell Design

□ Standard Cells

- General purpose logic
- Used to synthesize RTL/HDL
- Same height, varying width

□ Datapath Cells


- For regular, structured designs (arithmetic)
- Includes some wiring in the cell

EECS141

Lecture #13

35

Standard Cell Methodology




EECS141


Lecture #13

36

Standard Cells – Then and Now



(a)




(b)

EECS141

Lecture #13

37

Standard Cell Layout Methodology – 1990s - Today




EECS141

Lecture #13

38

Standard Cells




EECS141

Lecture #13

39

Standard Cells




EECS141


Lecture #13

40

Standard Cells



2-input NAND gate





EECS141

Lecture #13

41

Stick Diagrams

Contains no dimensions
Represents relative positions of transistors




EECS141

Lecture #13

42

Two Versions of $C \cdot (A + B)$




EECS141

Lecture #13

43

Logic Graphs



EECS141

Lecture #13

44


Consistent Euler Path

A B C

Has PDN and PUN

B C A

Has PUN, but no PDN





EECS141

Lecture #13

45

OAI22 Logic Graph




EECS141


Lecture #13

46


Example: $x = ab + cd$



(a) Logic graphs for $\overline{(ab+cd)}$



(b) Euler Paths $\{a\ b\ c\ d\}$



(c) stick diagram for ordering $\{a\ b\ c\ d\}$


EECS141

Lecture #13


47

Multi-Fingered Transistors

One finger



Two fingers (folded)



Less diffusion capacitance

EECS141

Lecture #13

48