



EE141-Spring 2010 Digital Integrated Circuits

Lecture 18 Registers

EECS141

Lecture #18

1

Administrativa

- ❑ Project Phase 2 now on the web-site.
- ❑ Hw 6 due today.
- ❑ New homework to be posted in a week.
- ❑ Cory Hall closed on Monday (Power Outage)
 - Instructional computers in 353 Cory should come back on line on Tu.
- ❑ Enjoy Spring Break!

EECS141

Lecture #18

2


Class Material

- Last lecture
 - Domino Logic
 - Introduction to registers
- Today's lecture
 - Registers
 - Timing
- Reading (Ch 7)




Sequential Logic

Combinational vs. Sequential Logic



(a) Combinational

$$\text{Output} = f(\text{In})$$



(b) Sequential

$$\text{Output} = f(\text{In}, \text{Previous In})$$


EECS141

Lecture #16


5

Latch versus Register (Flip-flop)

- ♦ **Latch: level-sensitive**
clock is low - hold mode
clock is high - transparent



- ♦ **Register: edge-triggered**
stores data when
clock rises




EECS141

Lecture #16

6

Characterizing Timing




EECS141

Lecture #16

7

Timing Definitions – Set-up and Hold




EECS141

Lecture #16


8

Storage Mechanisms

Static



Dynamic




EECS141

Lecture #16

9

Positive Feedback: Bi-Stability




EECS141

Lecture #16

10

Meta-Stability



Gain should be larger than 1 in the transition region


EECS141

Lecture #16

11

Writing into a Static Latch

Use the clock as a decoupling signal,
that distinguishes between the transparent and opaque states



Converting into a MUX


Forcing the state
(can implement as NMOS-only)

EECS141

Lecture #16

12

Pseudo-Static Latch




EECS141

Lecture #16

13


Mux-Based Latches

Negative latch
(transparent when CLK = 0)



$$Q = \text{Clk} \cdot Q + \overline{\text{Clk}} \cdot \text{In}$$

Positive latch
(transparent when CLK = 1)




$$Q = \overline{\text{Clk}} \cdot Q + \text{Clk} \cdot \text{In}$$

EECS141

Lecture #16

14

Mux-Based Latch




EECS141


Lecture #16

15

Mux-Based Latch



(a) Schematic diagram



(b) Non overlapping clocks

NMOS only

Non-overlapping clocks

EECS141


Lecture #16

16

Latch-Based Design

♦ N latch is transparent when $\Phi = 0$

♦ P latch is transparent when $\Phi = 1$




EECS141

Lecture #16

17

Master-Slave (Edge-Triggered) Register



Two opposite latches trigger on edge
Also called master-slave latch pair


EECS141

Lecture #16

18

Master-Slave Register

Multiplexer-based latch pair




EECS141

Lecture #16

19

Clk-Q Delay




EECS141

Lecture #16

20

Setup Time




EECS141

Lecture #16

21

More Precise Setup Time




EECS141

Lecture #16

22

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #16

23

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #16

24

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #16

25

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #16

26²⁶

Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #16

27

Setup-Hold Time Illustrations

Hold-1 case




EECS141

Lecture #16

28

Setup-Hold Time Illustrations

Hold-1 case




EECS141

Lecture #16

29

Setup-Hold Time Illustrations

Hold-1 case




EECS141

Lecture #16

30

Setup-Hold Time Illustrations




EECS141

Lecture #16

31

Setup-Hold Time Illustrations




EECS141

Lecture #16


32

Other Latches/Registers: C²MOS



Keepers can be added to “staticize (!)”


Other Latches/Registers: TSPC




Positive latch
(transparent when CLK= 1)

Negative latch
(transparent when CLK= 0)

Including Logic in TSPC




Example: logic inside the latch




AND latch

TSPC Register



Pulse-Triggered Latches

Ways to design an edge-triggered sequential cell:



EECS141

Lecture #16

37

Why not route the pulse?

EECS141


Lecture #16

38




Timing

Synchronous Timing



Latch Parameters




EECS141

Lecture #16

41

Register Parameters




EECS141

Lecture #16

42

Timing Constraints



Cycle time (max): $T_{CLK} > t_{clk-q} + t_{logic} + t_{setup}$

Race margin (min): $t_{hold} < t_{clk-q,min} + t_{logic,min}$

Clock Nonidealities

□ Clock skew

- Spatial variation in temporally equivalent clock edges; deterministic + random, t_{SK}


□ Clock jitter

- Temporal variations in consecutive edges of the clock signal; modulation + random noise
- Cycle-to-cycle (short-term) t_{JS}
- Long term t_{JL}

□ Variation of the pulse width

- Important for level sensitive clocking

Clock Uncertainties




Sources of clock uncertainty

EECS141

Lecture #16

45

Clock Skew and Jitter



- Both skew and jitter affect the effective cycle time
- Only skew affects the race margin (usually)

EECS141

Lecture #16

46

Clock Skew

