

EE141-Spring 2010 Digital Integrated Circuits

Lecture 13 Complex CMOS - Revisited

EECS141 Lecture #13

Administrativia

- □ No more re-grading of Midterm after today
- □ Hw 5 due on Friday.
- □ Hw 6 posted early next week. You get TWO weeks for this one.
- □ Project phase 1 introduced today
 - Actual launch is on Friday
- □ Out of town next week
 - We lecture offered by Stanley
 - Fr lecture cancelled Make-up on Tu March 16 at 3:30pm


Class Material

- □ Last lecture
 - Inverter delay
- □ Today's lecture
 - Inverter energy
 - Project launch
 - Optimizing complex CMOS
- □ Reading (Ch 5, 6)

EECS141 Lecture #13

Propagation Delay






Step Inputs?

- □ Derived RC model assuming input was a step
 - But input is not a step
 - Transistor turns on gradually
- □ Let's look at gate switching more carefully
 - Use our models to understand the effect of input slope

Input Slope Dependence



- □ One way to analyze slope effect
 - Plug non-linear IV into diff. equation and solve...
- □ Simpler, approximate solution:
 - Use V_T* model

EECS141 Lecture #13


Slope Analysis

- □ For falling edge at output:
 - For reasonable inputs, can ignore I_{PMOS}
 - Either V_{ds} is very small, or V_{gs} is very small
- □ So, output current ramp starts when $V_{in}=V_T^*$
 - Could evaluate the integral
 - Learn more by using an intuitive, graphical approach

Result Summary

□ For reasonable input slopes:

$$oldsymbol{t}_{
ho,ramp} = oldsymbol{t}_{
ho,step} + rac{oldsymbol{V_T}^*}{oldsymbol{V}_{DD}} \cdot oldsymbol{t}_{
ho,in}$$



CMOS Power Dissipation




EECS141 Lecture #13

Where Does Power Go in CMOS?

- □ Switching power
 - Charging/discharging capacitors
- □ Leakage power
 - Transistors are imperfect switches
- □ Short-circuit power
 - Both pull-up and pull-down on during transition
- □ Static currents
 - Biasing currents, in e.g. analog, memory

Dynamic Power Consumption



- \Box One half of the energy from the supply is consumed in the pull-up network, one half is stored on C_i
- □ Energy from C_L is dumped during the 1→0 transition

EECS141 Lecture #13

Dynamic Power Consumption

Power = Energy/transition • Transition rate

$$= C_L V_{DD}^2 \cdot f_{0 \to 1}$$

$$= C_L V_{DD}^2 \cdot f \cdot \alpha_{0 \to 1}$$

$$= C_{switched} V_{DD}^2 \cdot f$$

- Power dissipation is data dependent depends on the switching probability
- □ Switched capacitance $C_{switched} = C_L \cdot \alpha_{0\rightarrow 1}$

Transition Activity and Power

 \square Energy consumed in N cycles, E_N :

$$E_N = C_L \cdot V_{DD}^2 \cdot n_{0 \to 1}$$


 $n_{0\rightarrow 1}$ – number of 0 \rightarrow 1 transitions in N cycles


$$P_{avg} = \lim_{N \to \infty} \frac{E_N}{N} \cdot f = \left(\lim_{N \to \infty} \frac{n_{0 \to 1}}{N}\right) \cdot C_L \cdot V_{DD}^2 \cdot f$$


$$\alpha_{0 \to 1} = \lim_{N \to \infty} \frac{n_{0 \to 1}}{N}$$


$$P_{avg} = \alpha_{0 \to 1} \cdot C_L \cdot V_{DD}^2 \cdot f$$


$$P_{avg} = \alpha_{0 \to 1} \cdot C_L \cdot V_{DD}^2 \cdot f$$






















Error-Correcting Codes

- □ Data transmissions, computations or storage may often fail
 - Because of yield issues
 - Noise
 - Interference
- □ Often used in wireless transmissions, hard disks, memory
- □ Redundancy can help to eliminate the impact of these errors
 - Triple-modular redundancy
 - Coding add extra bits so that errors can be detected and corrected

EECS141 Lecture #13 25

Richard Wesley Hamming

- □ In telecommunication, a Hamming code is a linear error-correcting code named after its inventor, Richard Hamming. Hamming codes can detect up to two simultaneous bit errors, and correct single-bit errors; thus, reliable communication is possible when the Hamming distance between the transmitted and received bit patterns is less than or equal to one. By contrast, the simple parity code cannot correct errors, and can only detect an odd number of errors.
- Because of the simplicity of Hamming codes, they are widely used in computer memory (RAM). In particular, a single-error-correcting and double-error-detecting variant commonly referred to as SECDED.



R. Hamming, 1915-1998

Error-Correcting Codes - Example

Hamming Codes

 $P_1 P_2 B_3 P_4 B_5 B_6 B_7$

e.g. B3 Wrong

with

 $P_1 \oplus B_3 \oplus B_5 \oplus B_7 = \emptyset \ge n+k+1$

 $P_2 \oplus B_3 \oplus B_6 \oplus B_7 = 0$

1 = 3

 $P_4 \oplus B_5 \oplus B_6 \oplus B_7 = 0$

Λ

To correct 1 error in 4 bit word: 3 parity bits

In general: $2^k \ge k + n + 1$ (n: original bits; k: parity bits)

In this example: $8 \ge 3 + 4 + 1$

WE CAN DO BETTER

EECS141 Lecture #13 27


EE141 Class Project: LDPC Decoder

- from Algorithm to Circuit Implementation

Pulkit Grover, Stanley Chen, Nam-Seog Kim, and Prof. Jan Rabaey

Spring, 2010

Motivation



- Communication channel -- bit flipping error
- Introduce redundancy at the transmitter -- error correction coding
- Correct errors using redundancy at the decoderdecoding
- A class of immense recent (theoretical and practical) interest: LDPC Codes


EECS141 Lecture #13 29


LDPC Codes


- A low-density parity-check (LDPC) code is a linear error correcting code, a method of transmitting a message over a noisy transmission channel. LDPC codes are capacity-approaching codes, which means that practical constructions exist that allow the noise threshold to be set very close (or even arbitrarily close on the BEC) to the theoretical maximum (the Shannon limit) for a symmetric memory-less channel. The noise threshold defines an upper bound for the channel noise up to which the probability of lost information can be made as small as desired. Using iterative belief propagation techniques, LDPC codes can be decoded in time linear to their block length.
- LDPC codes are finding increasing use in applications where reliable and highly efficient information transfer over bandwidth or return channel constrained links in the presence of data-corrupting noise is desired (10 GB Ethernet, DVBS-S, etc)
- LDPC codes are also known as Gallager codes, in honor of Robert G. Gallager, who developed the LDPC concept in his doctoral dissertation at MIT in 1960.





R. Gallager, 1931-
























Project Overview


3-Phases

- Phase 1 (warm-up)
 - · Introduction to LDPC decoding
 - Design a check node
- Phase 2 (deeper design experience)
 - · Design of bit node
 - Complete design of a decoder (with help)
- Phase 3 (design optimization)
 - · Optimize your design for power-performance tradeoffs
 - · Go for the gold!



Project Phase 1 - Tasks

- □ Do an exercise on LDPC decoding
 - Given an input vector + decoding procedures, derive the final results step by step
- □ Derive the schematic for Check Node
- □ Design and size logic gates (w/ preset wire loading) for delay
- □ Simulate the design in Cadence SPECTRE



CMOS Logic Revisited

EECS141

Lecture #13

43

Analyzing and Optimizing Complex CMOS Gates


- □ Techniques very similar to the inverter case
- □ Logical Effort technique as the means for gate sizing and topology optimization
- □ However ... some other things to be aware of

EECS141

Lecture #13


44


Fan-In Considerations




EECS141 Lecture #13 45

Fan-In Considerations







t_p as a Function of Fan-In and Fan-Out


- □ Fan-in: quadratic due to increasing resistance and capacitance
- □ Fan-out: each additional fan-out gate adds two gate capacitances to C_L

$$t_p = a_1 FI + a_2 FI^2 + a_3 FO$$

EECS141 Lecture #13

Fast Complex Gates: Design Technique 1

- □ Transistor sizing
 - as long as fan-out capacitance dominates
- □ Progressive sizing



EECS141


Distributed RC line


M1 > M2 > M3 > ... > MN (the FET closest to the output is the smallest)

Can reduce delay by more than 20%; Be careful: input loading, junction caps, decreasing gains as technology shrinks

Lecture #13


50





Fast Complex Gates: Design Technique 4

□ Isolating fan-in from fan-out using buffer insertion



EECS141 Lecture #13 53

Fast Complex Gates: Design Technique 5

□ Reducing the voltage swing

$$t_{pHL} = 0.5 (C_L V_{DD}) / I_{DSATn}$$

=
$$0.5 (C_L V_{swing}) / I_{DSATn}$$

- linear reduction in delay
- also reduces power consumption
- □ But the following gate is slower!
- □ Or requires use of "sense amplifiers" on the receiving end to restore the signal level (memory design)