



## *EE141-Spring 2010 Digital Integrated Circuits*

### Lecture 17 Domino Logic Registers

EECS141

Lecture #17

1

## *Administrativa*

- ❑ Phase 2 announced. Launched in the next 24 hours.
- ❑ Hw 6 due on Fr.

EECS141

Lecture #17

2


## *Class Material*

- Last lecture
  - Ratioed Logic
  - Dynamic Logic
- Today's lecture
  - Domino Logic
  - Registers
- Reading (Ch 6, Ch 7)



## *Dynamic Logic*

## Phase 2 – Design the Bit Node




- Goals:
- Design bit-node so that clock frequency is minimized
  - Layout bit and check nodes

Due Date: Wednesday April 13



## Dynamic Logic


## Dynamic Gate



Two phase operation

Precharge (Clk = 0)

Evaluate (Clk = 1)



EECS141

Lecture #16

7

## Challenges of Dynamic Gates


- ❑ Noise sensitivity and small noise margins
- ❑ Leakage
- ❑ Charge sharing
- ❑ Clock feedthrough

EECS141

Lecture #16

8

## Issues in Dynamic Design 3: Clock Feedthrough





Coupling between Out and Clk input of the precharge device due to the gate to drain capacitance. So voltage of Out can rise above  $V_{DD}$ . The fast rising (and falling edges) of the clock **couple** to Out.

EECS141

Lecture #16

9

## Clock Feedthrough




EECS141

Lecture #16

10

## Issues in Dynamic Design 4: Backgate Coupling




EECS141

Lecture #16

11

## Backgate Coupling Effect



EECS141

Lecture #16

12


## *Other Effects*

- ❑ Capacitive coupling
- ❑ Substrate coupling
- ❑ Minority charge injection
- ❑ Supply noise (ground bounce)



## *Domino Logic*

## Cascading Dynamic Gates




Only 0  $\rightarrow$  1 transitions allowed at inputs!

EECS141

Lecture #16

15

## Domino Logic




EECS141

Lecture #16

16



## Why Named Domino?




Like falling dominos!


## Properties of Domino Logic

- ❑ Only non-inverting logic can be implemented
- ❑ Very high speed
  - static inverter can be skewed, only L-H transition critical
  - Input capacitance reduced – smaller logical effort

## Domino Logic LE



$$\begin{aligned} LE_{dyn} &= \\ LE_{inv} &= 1 \\ \pi LE &= \end{aligned}$$




$$\begin{aligned} LE_{dyn} &= \\ LE_{inv} &= 1 \\ \pi LE &= \\ LE_{static} &= \frac{7}{3} \end{aligned}$$

EECS141

Lecture #16


19

## Domino Logic LE (skewed static gate)



$$\begin{aligned} LE_{dyn} &= \\ LE_{inv} &= \\ \pi LE &= \end{aligned}$$

reference inverter:




EECS141

Lecture #16

20

## Buffer “Average” LE

Dominio buffer:



$$LE_{div} = \frac{2}{3}$$

$$LE_{sinu} = \frac{5}{6}$$

$$\pi LE = \frac{10}{18}$$


"Average"  $LE = \sqrt{10/18} \approx \frac{3}{4}$

EECS141

## Lecture #16

21

## Designing with Domino Logic



EECS141

## Lecture #16

22




## Sequential Logic

EECS141

Lecture #16


23

## Combinational vs. Sequential Logic



(a) Combinational

$$\text{Output} = f(\text{In})$$



(b) Sequential

$$\text{Output} = f(\text{In}, \text{Previous In})$$

EECS141

Lecture #16

24

## Why Sequencing?


Two key (related) reasons that we need sequencing:

- (1) Want to know when an input has a “new” value

## Why Sequential Logic?


Two key (related) reasons that we need sequencing:

- (2) Need to slow down signals that are too fast
  - In order to keep them aligned with slower ones




## Latch versus Register (Flip-flop)

- ◆ **Latch: level-sensitive**  
clock is low - hold mode  
clock is high - transparent



- ◆ **Register: edge-triggered**  
stores data when  
clock rises




EECS141


Lecture #16

27

## Characterizing Timing



Register




Latch

EECS141

Lecture #16

28

## Timing Definitions - REVIEW




EECS141

Lecture #16


29

## Storage Mechanisms

Static



Dynamic




EECS141

Lecture #16

30

## Positive Feedback: Bi-Stability




EECS141

Lecture #16

31

## Meta-Stability



Gain should be larger than 1 in the transition region

EECS141


Lecture #16

32




## Writing into a Static Latch

Use the clock as a decoupling signal,  
that distinguishes between the transparent and opaque states




Converting into a MUX




Forcing the state  
(can implement as NMOS-only)

## Pseudo-Static Latch




## Mux-Based Latches

Negative latch  
(transparent when CLK= 0)




$$Q = \text{Clk} \cdot Q + \overline{\text{Clk}} \cdot \text{In}$$

Positive latch  
(transparent when CLK= 1)




$$Q = \overline{\text{Clk}} \cdot Q + \text{Clk} \cdot \text{In}$$


## Mux-Based Latch



## Mux-Based Latch



(a) Schematic diagram



(b) Non overlapping clocks

NMOS only

Non-overlapping clocks

EECS141


Lecture #16

37

## Latch-Based Design

- ♦ N latch is transparent when  $\Phi = 0$

- ♦ P latch is transparent when  $\Phi = 1$




EECS141

Lecture #16

38


## Master-Slave (Edge-Triggered) Register




Two opposite latches trigger on edge  
Also called master-slave latch pair

## Master-Slave Register

Multiplexer-based latch pair



## Clk-Q Delay




EECS141

Lecture #16

41

## Setup Time




EECS141

Lecture #16

42

## More Precise Setup Time




EECS141

Lecture #16

43

## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #16

44

## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)




EECS141

Lecture #16

45

## Setup-Hold Time Illustrations

Circuit before clock arrival (Setup-1 case)



EECS141

Lecture #16

46