



Lecture # 8: Capacitors, Varactors Linear caps \* Special RF processes - metal-insulator-metal (MIM) capacitors - me special high-k dielectrics (denser untly # Standard processes - MOM caps (onide) problem! Oride this deners is normally large to reduce cap-between longers - cappanit is small (~0.1-0.2 f F/mm²) d T c ≈ e W.L Thideness of onide between metal layers

+ another issue: bottom-plate cap. (to lower metal or substrate) 10-301, of cap scan be as high as Vir—II \* Be careful how signal I T Cb.t. you design leads to god coupling caps! you design ac \* Fringing can be significant for caps with small W.L + Temperature coefficient is often small lateral glar capacitin x better density Plate 2— \* can use multiple layers to increase density \* min. metal-metal spacing devenues with process scaling









applied around DC Veh; If nignal is large (e-g. vco), instantaneous value of chois changes

through fignal period.
→ average Cmos = f (von)
-> monotonicity is very important
* Varator Qs are usually much higher (20-40)
than industr as (5-10)
* Varator Diode Cmax/cmin can be increased
by biaring the linde closer to forward-biasing
-> However, Q drips very grickly
-> large nignal conditions may forward bias
the Lode