#### SAN JOSÉ STATE UNIVERSITY

EE178 Spring 2017 Lecture Module 4

Eric Crabill

#### Goals

- Implementation tradeoffs
  - Design variables: throughput, latency, area
- Pipelining for throughput
- Retiming for throughput and latency
- Interleaving for throughput and latency
- Resource sharing for area

### Implementation Tradeoffs

- By now, you should realize there is more than one way to achieve a desired result
- Your job is to implement a "near-optimal" hardware solution for your assigned task
- It's important to understand the constraints
  - Constraints determine what is optimal
  - Throughput, Latency, Area?
  - Others, like Cost, Features, Time to Market?

### Implementation Tradeoffs

- It's important to understand the assigned task
  - The algorithm alone is only half the solution
  - How you implement the algorithm is the other
- Identify the "measure of optimal" and trade other dimensions in the design space for it
  - Easier to do this on paper, at the design stage!
  - Harder, but possible, to optimize existing designs
  - The "law of diminishing returns" applies


### Implementation Tradeoffs

#### Some definitions:


- Throughput: The rate at which inputs are processed to create outputs; e.g. ops per sec
- Latency: The delay from when an input is applied until the output associated with that input becomes available; e.g. secs, or cycles
- Area: The resource usage required to implement a design; e.g. mm², or LUTs and FFs

- Consider a circuit that does N operations per clock cycle at a frequency F
- The design has throughput N\*F ops per sec
- Pipelining is a technique to trade latency and area to improve throughput by increasing F
- What sets the maximum frequency?
  - Think back to static timing analysis...
  - The maximum delay between flip flops!

- What is causing the delay between flip flops?
  - Combinational logic to implement the algorithm
  - Wires for distributing signals
  - Inherent delays of the flip flops themselves



- ❖ What if....
  - We partition the algorithm into two pieces, with each piece contributing 1/2 of the total delay?
  - We insert flip flops on all signals crossing the boundary between the two pieces?



- \*Results...
  - Frequency increases; the critical paths are halved
  - Latency in cycles increases; not obvious yet but the latency in real (elapsed time) also increases
  - Area increases; more flip flops required
- What if you partitioned into M equal stages?
- ❖ Ideally, new throughput is N\*F\*M ops/sec...


## Pipelining Issues

- $As M \rightarrow \infty$ , so does circuit area and latency
- Even if that were not true, you reach a point where you can no longer sub-divide logic
  - Can you partition a 2-input function in CMOS?
  - Can you partition a LUT in a Xilinx FPGA?
- **to-out** and input setup requirements do not change and set a limit on F, as  $M \to \infty$  (diminishing returns)

## Pipelining Issues

- Your algorithm may not easily partition into M equal stages -- in which case, the increase in F is set by the partition with the longest delay
- Strategy: Focus on placing the pipelining flip flops to isolate the slowest piece of the design and then maintain balance

## Simple Example



Individual functions are marked with their delay and cannot be further divided.


Draw lines to indicate where you would insert pipelining flip flops.

Optimize for throughput.

Compare the old latency and the old throughput with your results.

Assume the pipelining flip flops are ideal (Tsu = Tout = Th = 0).

## Simple Solution



Notice that signals (information) only pass one direction through the partitions -- forward!

Notice some signal paths need two flip flops to keep information flow synchronized. Old Latency = 19 ns Old Throughput = 1 op / 19 ns

New Latency = 27 ns (3 cycles) New Throughput = 1 op / 9 ns

## Pipelining Issues


- More problems can arise:
  - Pipelining data hazards occur when a computation depends on the result of a previous computation still in the pipeline
  - Pipelining control hazards occur when a computation in the pipeline changes the selection of inputs to the design
- If this interests you, take a computer architecture class for insight on how these problems are handled

```
// My manager told me I need to write a module that
// implements a sort. The sort takes five, 16-bit
// numbers as input and outputs the same five numbers,
// but sorted. He told me that the inputs are to be
// registered, and the outputs are to be registered.
// I remember from CS101 that there's something called
// a bubble sort, so I am going to implement this.
// Oh yeah, my manager also said something about the
// design needing to perform 100 megasorts per second,
// and that I'll have a 100 megahertz clock, and new
// data is provided at the inputs every clock cycle.
module sort (
  input wire clk,
  input wire [15:0] in1, in2, in3, in4, in5,
  output reg [15:0] out1, out2, out3, out4, out5
  );
  reg [15:0] dat1, dat2, dat3, dat4, dat5;
  always @(posedge clk)
  begin
    dat1 <= in1;
    dat2 <= in2;
    dat3 <= in3;
    dat4 <= in4;
    dat5 <= in5;
  end
```

```
// Here is the actual bubble sort. I looked this
 // up in my CS101 textbook. I sure hope it works.
  integer i, j;
  reg [15:0] temp;
  reg [15:0] array [1:5];
  always @*
  begin
    array[1] = dat1;
    array[2] = dat2;
    array[3] = dat3;
    array[4] = dat4;
    array[5] = dat5;
    for (i = 5; i > 0; i = i - 1)
    begin
     for (j = 1 ; j < i; j = j + 1)
     begin
        if (array[j] < array[j + 1])
        begin
          temp = array[j];
          array[j] = array[j + 1];
          array[j + 1] = temp;
      end
    end
  end
  always @(posedge clk)
    out1 <= array[1];
   out2 <= array[2];</pre>
    out3 <= array[3];
    out4 <= array[4];
    out5 <= array[5];
  end
endmodule
```

- The results do not meet the requirements
  - I could not even break through 50 MHz
- Would you like to try to pipeline it? Not really!
  - I already shot myself in the foot by writing a Verilog hardware description as if it were a sequential C program
    - Maybe not an issue had it worked...
    - Only rely on luck if you have no talent
  - Unroll the loops to understand the algorithm
  - Partition and then pipeline it at each loop iteration

What operation is taking place in the inner loop?



- The pipelined result has a very high latency
  - Sequential nature of the algorithm
  - Not an explicit design constraint
- Hardware is inherently parallel; is there a better algorithm to solve this problem?
  - Yes, it is called the odd-even transposition sort
    - I researched it on the internet using Google
    - There is a large field called parallel computing and I can steal algorithms from it for hardware
  - Coded so cmp and swp may be pipelined in stages (note use of parameter and generate)

```
module sort (
  input wire clk,
  input wire [15:0] in1, in2, in3, in4, in5,
  output wire [15:0] out1, out2, out3, out4, out5
  wire [15:0] cnx0to1 [1:5];
  wire [15:0] cnx1to2 [1:5];
  wire [15:0] cnx2to3 [1:5];
  wire [15:0] cnx3to4 [1:5];
  wire [15:0] cnx4to5 [1:5];
  // input stage
  pass thru #(.REGISTERED(1)) s0 1
                                       (.clk(clk),.pin(in1),.pout(cnx0to1[1]));
  pass thru #(.REGISTERED(1)) s0 2
                                      (.clk(clk),.pin(in2),.pout(cnx0to1[2]));
  pass thru #(.REGISTERED(1)) s0 3
                                      (.clk(clk),.pin(in3),.pout(cnx0to1[3]));
  pass thru #(.REGISTERED(1)) s0 4
                                      (.clk(clk),.pin(in4),.pout(cnx0to1[4]));
  pass thru #(.REGISTERED(1)) s0 5
                                      (.clk(clk),.pin(in5),.pout(cnx0to1[5]));
  // first stage
  cmp and swp #(.REGISTERED(1)) s1 1n2 (.clk(clk),.xin(cnx0to1[1]),.yin(cnx0to1[2]),.xout(cnx1to2[1]),.yout(cnx1to2[2]));
  cmp and swp #(.REGISTERED(1)) s1 3n4 (.clk(clk),.xin(cnx0to1[3]),.yin(cnx0to1[4]),.xout(cnx1to2[3]),.yout(cnx1to2[4]));
  pass thru #(.REGISTERED(1)) s1 5 (.clk(clk),.pin(cnx0to1[5]),.pout(cnx1to2[5]));
  // second stage
  pass thru #(.REGISTERED(1)) s2 1 (.clk(clk),.pin(cnx1to2[1]),.pout(cnx2to3[1]));
  cmp and swp #(.REGISTERED(1)) s2 2n3 (.clk(clk),.xin(cnx1to2[2]),.yin(cnx1to2[3]),.xout(cnx2to3[2]),.yout(cnx2to3[3]));
  cmp and swp #(.REGISTERED(1)) s2 4n5 (.clk(clk),.xin(cnx1to2[4]),.yin(cnx1to2[5])),.xout(cnx2to3[4]),.yout(cnx2to3[5]));
  // third stage
  cmp and swp #(.REGISTERED(1)) s3 1n2 (.clk(clk),.xin(cnx2to3[1]),.yin(cnx2to3[2]),.xout(cnx3to4[1]),.yout(cnx3to4[2]));
  cmp and swp #(.REGISTERED(1)) s3 3n4 (.clk(clk),.xin(cnx2to3[3]),.yin(cnx2to3[4]),.xout(cnx3to4[3]),.yout(cnx3to4[4]));
  pass thru #(.REGISTERED(1)) s3 5 (.clk(clk),.pin(cnx2to3[5]),.pout(cnx3to4[5]));
  // fourth stage
  pass thru #(.REGISTERED(1)) s4 1 (.clk(clk),.pin(cnx3to4[1]),.pout(cnx4to5[1]));
  cmp and swp #(.REGISTERED(1)) s4 2n3 (.clk(clk),.xin(cnx3to4[2]),.yin(cnx3to4[3]),.xout(cnx4to5[2]),.yout(cnx4to5[3]));
  cmp and swp #(.REGISTERED(1)) s4 4n5 (.clk(clk),.xin(cnx3to4[4]),.yin(cnx3to4[5]),.xout(cnx4to5[4]),.yout(cnx4to5[5]));
  // fifth stage
  cmp and swp #(.REGISTERED(1)) s5 1n2 (.clk(clk),.xin(cnx4to5[1]),.yin(cnx4to5[2]),.xout(out1),.yout(out2));
  cmp and swp #(.REGISTERED(1)) s5 3n4 (.clk(clk),.xin(cnx4to5[3]),.yin(cnx4to5[4]),.xout(out3),.yout(out4));
  pass thru #(.REGISTERED(1)) s5 5 (.clk(clk),.pin(cnx4to5[5]),.pout(out5));
```

```
module cmp and swp #(parameter REGISTERED = 0) (
  input wire clk,
  input wire [15:0] xin, yin,
  output reg [15:0] xout, yout
  );
  generate
  begin
    if (REGISTERED)
    begin
      always @(posedge clk)
      begin
        if (xin < yin)
        begin
          xout <= yin;</pre>
          yout <= xin;
        end
        else
        begin
          xout <= xin;</pre>
          yout <= yin;
        end
      end
    end
    else
    begin
      always @*
      begin
        if (xin < yin)
        begin
          xout = yin;
          yout = xin;
        end
        else
        begin
          xout = xin;
          yout = yin;
        end
      end
    end
  end
  endgenerate
```

```
module pass thru #(parameter REGISTERED = 0) (
 input wire clk,
 input wire [15:0] pin,
 output reg [15:0] pout
  );
  generate
  begin
    if (REGISTERED)
     always @(posedge clk) pout <= pin;
    end
    else
    begin
     always @* pout = pin;
   end
  end
  endgenerate
endmodule
```


- The results exceed the requirements by far
  - I achieved higher than 250 MHz
- If desired, I could save area and latency by removing every other set of pipeline registers... and still meet the requirements!
- If you know you are going to have to optimize your hardware implementation, you can save some pain by doing research up front

# **Pipelining Conclusion**


- Pipelining is not a panacea
- Pipelining is a tool you can use to trade area and latency for throughput
- In designs with feedback, hazards can make your life difficult
- The decision to use this tool to optimize your design should be based on your design constraints

- Consider a circuit that does N operations per clock cycle at a frequency F
- ❖ The design has a throughput of N\*F ops/sec
- Retiming is a technique to improve throughput and latency by increasing F, with the possibility of an area change

- What sets the maximum frequency?
  - Combinational logic to implement the algorithm
  - Wires for distributing signals
  - Inherent delays of the flip flops themselves



- We push pieces of the logic forward and/or backward through existing registers in an attempt to balance delay between registers
- Different perspective: pick up existing registers and move them backward and/or forward through logic...



- Frequency increases; unless it is already perfectly balanced, critical paths are reduced
- Latency in cycles is constant, but latency in real (elapsed time) decreases because the cycle time decreases
- Area may increase or decrease depending on the paths that are retimed


## Retiming Issues

- Logic granularity limits what you can move
  - Can you move half of a 2-input function in CMOS?
  - Can you move half of a LUT in a Xilinx FPGA?
- The resulting "state elements" of your design change, complicating debugging

### Retiming Issues

- Without changing the cycle latency, the extent of the changes you can make are limited
  - Applied to a blobular/random design, frequency improvement may not be impressive
  - Applied to a pipelined design with unbalanced stages may yield significant improvement
- Difficult to do manually, best left to synthesis tool as an after-the-fact optimization

# Simple Example 1




Individual functions are marked with their delay and cannot be further divided.

Solid bars represent flip flops. Assume the design flip flops are ideal (Tsu = Tout = Th = 0). This is an unbalanced, pipelined design.

Retime the circuit without moving the input or output flip flops.

Compare the old latency and the old throughput with your results.

# Simple Solution 1



Old Latency = 32 ns (2 cycles)


Old Throughput = 1 op / 16 ns

New Latency = 22 ns (2 cycles)

New Throughput = 1 op / 11 ns

How about area cost?

# Simple Example 2




Individual functions are marked with their delay and cannot be further divided.

Solid bars represent flip flops. Assume the design flip flops are ideal (Tsu = Tout = Th = 0). This is a blobular/random design.

Retime the circuit without moving the input or output flip flops.

Compare the old latency and the old throughput with your results.

# Simple Solution 2



Old Latency = 32 ns (2 cycles) Old Throughput = 1 op / 16 ns

New Latency = 30 ns (2 cycles)

New Throughput = 1 op / 15 ns

How about area cost? Which gray flops are better?

# **Retiming Conclusion**


- Retiming is not a magic wand
- Retiming is a tool you can use to trade area for latency and throughput
- May gain you very little, or nothing!
- The decision to use this tool to optimize your design should be based on your design constraints

## Interleaving


- Consider a circuit that does N operations per clock cycle at a frequency F
- ❖ The design has a throughput of N\*F ops/sec
- Interleaving is a technique to trade area and latency to improve throughput by increasing F
- Interleaving is especially useful to break pipeline bottlenecks in a pipelined design

- What sets the maximum frequency?
  - Combinational logic to implement the algorithm
  - Wires for distributing signals
  - Inherent delays of the flip flops themselves
- What if you could replicate the logic N times, and provide N times as many clock cycles for each instance to perform its function?
- Arriving data is interleaved between blocks...


Example of two-way interleaving circuit



The two-way interleaving circuit shown on the previous page may be represented by:



This is functionally equivalent to the following:




Frequency increases; critical paths are reduced

- Latency in cycles and in real time increases
- Area increases; more flip flops and duplicate functional units are required

### Interleaving Issues

- Multi-cycle signal paths through replicated logic complicate static timing analysis
  - A simple "period" constraint is no longer sufficient
  - You need to pay careful attention to constraints
- **\*** M-way interleaving has similar limits to those for an M-stage pipeline as M  $\to \infty$

### Simple Example



Individual functions are marked with their delay. You may apply two-way interleaving on a single component. Other components may not be further divided.


Draw lines to indicate where you would insert pipelining flip flops.

Optimize for throughput.

Compare the old latency and the old throughput with your results.

Assume the pipelining flip flops are ideal (Tsu = Tout = Th = 0).

## Simple Solution



Notice some signal paths need two flip flops to keep information flow synchronized.

What kind of results would you achieve if you could perform an additional two-way interleave?

Old Latency = 19 ns Old Throughput = 1 op / 19 ns

New Latency = 30 ns (5 cycles) New Throughput = 1 op / 6 ns

Compare this to the original pipelined results...

# **Interleaving Conclusion**

- Interleaving is not a silver bullet
- Interleaving is a tool you can use to trade area for latency and throughput
- Requires attention to timing constraints
- The decision to use this tool to optimize your design should be based on your design constraints

### Resource Sharing

- Resource sharing is a technique to trade frequency and latency for area
- Resource sharing is when a single hardware resource (typically area-expensive) is used to implement several operations in the design
- What kind of operations can share hardware?
  - Addition, Subtraction
  - Multiplication, Division

#### Resource Sharing Example

- ❖ Assume 16x16 multiplier uses 100 area units
- ❖ Assume 4:1 multiplexer uses 1 area unit
- Consider the following block of code:

```
wire [15:0] a, b, c, d, e, f, g, h, i, j;
wire [31:0] output1, output2;
wire [1:0] op;

always @*
begin
  output1 = a * b;
  case (op)
    2'b00: output2 = c * d;
    2'b01: output2 = e * f;
    2'b10: output2 = g * h;
    2'b11: output2 = i * j;
  endcase
end
```

## Resource Sharing Example

- ❖ A naïve implementation uses:
  - A multiplier to generate output1
  - Four multipliers, followed by a 32-bit
     wide 4:1 multiplexer to generate output2
  - Area cost is 532 area units

Draw a schematic of the circuit

## Resource Sharing Example

- ❖ A better implementation uses:
  - A multiplier to generate output 1
  - Two 16-bit wide 4:1 multiplexers followed by a multiplier to generate output2
  - Area cost is 232 area units

Draw a schematic of the circuit

## **Resource Sharing**

- Frequency and latency may increase if additional delay is added to the critical path
- Area decrease as a result of sharing the area-expensive hardware resources
- In order for resources to be shared, they must not need to operate simultaneously in the original design

# Resource Sharing Conclusion

- Resource sharing is not a silver bullet
- Resource sharing is a tool you can use to trade latency and throughput for area
- The decision to use this tool to optimize your design should be based on your design constraints



# SAN JOSÉ STATE UNIVERSITY