#### SAN JOSÉ STATE UNIVERSITY

EE178 Spring 2017 Lecture Module 3

Eric Crabill

#### Goals

- Introduction to static timing analysis
  - Circuit elements and their delays / requirements
  - Synchronous, single clock design questions:
    - Can this circuit work at all?
    - What is the maximum frequency of operation?
- Typical timing constraints for a synchronous, single clock design and reading timing reports

#### Reference

- Xilinx Vivado Design Suite User Guide: Using Constraints, UG903
  - Available in DocNav where you installed Vivado
  - Available on the Xilinx website

## Static Timing Analysis

- Even though a digital circuit may be logically correct, you need to know how it will perform in its physical implementation
  - To meet a performance specification
  - To evaluate how your design operates

## **Static Timing Analysis**


- Items of interest for analysis include:
  - Requirements for input signals to the circuit
  - Internal performance, maximum clock frequency
  - Behavior of output signals from the circuit
- If there are design specs, this information is important to determine compliance
- Also important simply to document circuit behavior

## Static Timing Analysis

- To analyze the circuit, you need to know many parameters of the components used
  - Combinational logic propagation delays
  - Signal propagation delays through wire
  - Sequential logic input requirements and output delays

### **Combinational Logic**

- Combinational logic propagation delays
  - Input to output propagation delays
  - Always non-zero, because we live in reality
  - Signal rising versus falling delays can be different
  - Worst case and best case delays (max/min)




#### Wires

- Signal propagation delays through wire
  - Delays due to the physical nature of real wires such as resistance, capacitance, inductance
  - Always non-zero, because we live in reality
  - Worst case and best case delays (max/min)




- Sequential logic input requirements and output valid delays
  - Clock to output valid delays
  - Relation of sampled input signal to clock
  - Signal rising versus falling delays can be different
  - Worst case and best case delays (max/min)




- What is the behavior of a D flip flop?
  - Analogy to Polaroid camera...
  - Active clock edge like pressing the button
  - Data must be at rest during sampling window:
    - For a short time before (input setup)
    - For a short time after (input hold)
  - Some time after sampling event takes place,
     the sampled result is available (clock to out)
  - Requirements must be met for proper operation

Synchronous designs rely on this behavior




- If the input requirements are violated, the flip flop may fail to correctly sample the input
- Even worse, the it may become metastable
  - Observable as an increase in the clock to out time
  - The probability of remaining in a metastable state decreases exponentially with time
- This causes designs to fail



Subject: Thinking out loud about metastability...

By: Philip Freidin

Flip flops may go metastable when input signals do not meet the setup and hold specifications with regard to the clock signal. These inputs include D, CE, CLR, PRE, S, R, T, J, K.



There is no cure for metastability. What you can do is trade latency of your system for higher MTBF. People that have found a cure are wrong.

Circuits that purport to solve metastability through hysteresis fail because the hysteresis circuit itself can go metastable.

Circuits that purport to solve metastability with injected noise fail because the noise is as likely to push a non-metastable event into being a metastable event as it is to helping to resolve such an event.

Nothing improves the MTBF of a metastable synchronizer better than just waiting longer. Not clocking the intermediate signal on the negative clock edge. Not voting. Not threshold testing. Not adding noise. Not fancy SPICE simulations. Not predicting circuits. Not circuits designed to bias the outcome to either 1 or 0. Not clocking it twice as fast through twice as many flip flops. Nothing.

Just because current flip flops are better than stuff of a few years ago, and the probability and resolution time of metastable events is better, does not mean you can ignore this stuff. If someone says that things are so good now that "you almost don't have to worry about this anymore", what it means is that you absolutely need to understand it and design for it. If you don't, you will have unreliable systems.

From Thomas Cheney, October 1979:

"In closing, there is a great deal of theoretical and experimental evidence that a region of anomalous behavior exists for every device that has two stable states. The maturity of this topic is now such that papers making contrary claims without theoretical or experimental support should not be accepted for publication".

#### Real World Effects


- All parameters vary based on PVT
  - Higher voltage often speeds things up
  - Higher temperature often slows things down
  - Process variation is more challenging to predict
- Most datasheets specify maximum delays
- More challenging to specify minimum delays

## Synchronous Design

- Every clock cycle, flip flops in a design will sample their inputs, store the value, and provide it at their outputs
  - This happens at all flip flops, on all clock edges
  - At the input side of the flip flops, the input setup and input hold requirements must be observed in order to guarantee predictable behavior
  - This applies on-chip, and between chips, as long as they are synchronous - a common clock


- Items of interest for analysis include:
  - Requirements for input signals to the circuit
  - Internal performance, maximum clock frequency
  - Behavior of output signals from the circuit
  - Timing from inputs to outputs (less common)
- Maximum clock frequency tells us how fast the circuit will operate
- Input and output behavior tells us how the circuit interacts with other circuits, presumed to be synchronous

- Items of interest for analysis include:
  - Internal performance, maximum clock frequency
  - Behavior of output signals from the circuit
  - Requirements for input signals to the circuit
- Evaluate how this circuit behaves, assuming an academic clock (no skew, no delay)



- ❖ Assume wire delays are T<sub>w</sub> = 0 ns
- ❖ Buffers have delay of  $T_B = 1$  ns
- $\clubsuit$  Logic has delay of  $T_1 = 7$  ns
- Flip flops are identical with parameters:
  - Clock to out is  $T_0 = 1$  ns
  - Input setup requirement is  $T_{SU} = 2$  ns
  - Input hold requirement is  $T_H = 0$  ns

- Clock period behavior of circuit.
  - Clock event at FF#1 launches new data into logic
  - Result sampled at FF#2 at next clock event
  - Max delay sets min period = 1/(max frequency)
  - $-T_{OFF1} + T_{L} + T_{SUFF2} = 10 \text{ ns min} \Rightarrow 100 \text{ MHz max}$



- Clock period behavior of circuit
  - This is really a check to see if the setup requirement of FF#2 is satisfied
  - If you have min/max delay parameters, use the maximum parameters for this analysis
  - What about the hold requirement?
  - Let's check to see if it is satisfied...


## Clock period behavior of circuit

- Clock event at FF#1 launches new data into logic
- Result must propagate slow enough to observe hold requirement at FF#2 for the old data
- $-T_{QFF1} + T_{L} \ge T_{HFF2}$ ?
- If you have min/max delay parameters, use the minimum parameters for this analysis
- If you use flip flops with zero hold requirement, this
  is always satisfied (no need to check)

- Clock period behavior of circuit
  - If the hold requirement is not met, the circuit will fail, no matter what clock frequency!
  - Real designs have multiple paths, and more than two flip flops...
    - Maximum frequency set by slowest path in design
    - Large designs have enormous numbers of paths
    - Most static timing analysis done by software


Input and output behavior tells us how the circuit interacts with other circuits

If device A and device B are synchronous, any place an output drives an input, a new path must be considered in period analysis




- The manufacturer of device A does not know anything about your specific design:
  - What is device B delay behavior?
  - What is the delay behavior of wiring?
- Given data on the input and output behaviors...
  - Minimum and maximum clock to output
  - Input setup and hold requirements
  - ...you can complete the analysis!


- Clock to output behavior of a circuit
  - Start at CLK pin, trace to OUTPUT pin
  - What is the total pin-to-pin delay?
  - $-T_{BCLK} + T_{QFF2} + T_{BOUTPUT} = 3 \text{ ns}$
  - If you have min/max parameters, what's worse?




- Input setup behavior of a circuit
  - Start at CLK pin and INPUT pins, race to flip flop
  - What is the pin-to-pin input setup requirement?
  - $-T_{SUFF1} + T_{BINPUT} T_{BCLK} = 2 \text{ ns}$
  - If you have min/max parameters, what's worse?



- Input hold behavior of a circuit
  - Start at CLK pin and INPUT pins, race to flip flop
  - What is the pin-to-pin input hold requirement?
  - $-T_{HFF1} T_{BINPUT} + T_{BCLK} = 0 \text{ ns}$
  - If you have min/max parameters, what's worse?



- Clock period behavior at an interface
  - $-T_{OUTA} + T_{W} + T_{SUB} = 5 \text{ ns}$
  - $-T_{OUTA} + T_{W} > T_{HB}$ ?
  - What is maximum frequency of complete circuit?



#### Some Questions

- For a designer, flip flops with zero hold requirement are wonderful – why?
- As a manufacturer, how do you design a flip flop with a zero hold requirement?
  - The benefit is ease of use
  - What is the hidden cost?

As combinational logic and wire delays approach zero, what sets the maximum frequency?

### **Timing Constraints**

- When doing designs with Xilinx FPGA devices, you need a mechanism to specify how you want the circuit to perform
  - To meet a performance specification
  - To evaluate how your design operates
- Let's look at the design we constrained in a lab assignment (see Verilog FSM lecture) and practice reading some Vivado timing reports

## **Timing Constraints**

- When implementation completes, Vivado will let you know if your timing constraints failed
- Vivado is cognizant of process variation and performs analysis with min and max delays across range of voltage and temperature
- The lab assignment covers how to generate reports, let's look at the report detail...

### **Timing Constraints**

## Timing Report Detail: Timer Settings

```
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
| Tool Version : Vivado v.2013.4 (win32) Build 353583 Mon Dec 9 17:38:55 MST 2013
| Date
              : Mon Feb 17 23:20:17 2014
| Host
              : Lenovo running 32-bit Service Pack 1 (build 7601)
| Command
              : report timing summary -delay type min max -report unconstrained
                -check timing verbose -max paths 500 -nworst 500 -input pins
                -name timing 1 -file timing report.txt
| Design
| Device
                7a100t-csg324
                -1 PRODUCTION 1.11 2013-11-22
| Speed File
Timing Summary Report
| Timer Settings
  -----
  Enable Multi Corner Analysis
                                             : Yes
  Enable Pessimism Removal
                                             : Yes
  Pessimism Removal Resolution
                                             : Nearest Common Node
  Enable Input Delay Default Clock
  Enable Preset / Clear Arcs
  Disable Flight Delays
                                             : No
  Name
         Max Paths Min Paths
  Slow
         Yes
                    Yes
  Fast
         Yes
                    Yes
```

## Timing Report Detail: Create Clock (Setup - Max / Slow)

Slack (MET) :	8 57/ne (required time	- arrival	time)									
Source:	8.574ns (required time - arrival time) state req[1]/C (rising edge-triggered cell FDPE clocked by my only clock {rise@0.000ns fall@5.000ns period=10.000ns})											
Destination:	state_reg[1]/C (rising edge-triggered cell FDPE clocked by my_only_clock (riseeU.UUUns falles.UUUns period=1U.UUUns)) state reg[1]/D (rising edge-triggered cell FDPE clocked by my only clock (risee(0.000ns falles.000ns period=10.000ns))											
Path Group:	state_reg[1]/D (rising eage-triggered cell FDFE clocked by my_only_clock (risegu.uuuns falleb.uuuns period=10.000ns)) my only clock											
	my_Unizy_Unizy_Unizy Setup (Max at Slow Process Corner)											
Requirement:	10.000ns (my only clock rise@10.000ns - my only clock rise@0.000ns)											
Data Path Delay:	1.466ns (logic 0.743ns (50.681%) route 0.723ns (49.319%))											
Logic Levels:	1 (LUT4=1)											
	0.000ns (DCD - SCD + CP)	R)										
	lay (DCD): 4.102ns = (		0.000.)									
	(SCD): 4.456ns	111101	.0.000 /									
_	val (CPR): 0.354ns											
	0.035ns ((TSJ^2 + TIJ^	2)^1/2 + D	I) / 2 + PE									
	(TSJ): 0.071ns	-, -,	, ,									
	(TIJ): 0.000ns											
Discrete Jitter	(DJ): 0.000ns											
Phase Error	(PE): 0.000ns											
	(,											
Location	Delay type	Incr(ns)	Path(ns)	Netlist Resource(s)								
	(clock my only clock rise	e edge)										
	*= *=	0.000	0.000 r									
E3		0.000	0.000 r	clk								
	net (fo=0)	0.000	0.000	clk								
E3			1	clk_IBUF_inst/I								
E3	IBUF (Prop ibuf I O)	0.967		clk IBUF inst/O								
	net (fo=1, routed)	1.780	2.747	clk_IBUF								
BUFGCTRL X0Y16			1	clk IBUF BUFG inst/I								
BUFGCTRL_X0Y16	BUFG (Prop_bufg_I_O)	0.096	2.843 r	clk_IBUF_BUFG_inst/O								
_	net (fo=2, routed)	1.612	4.456	clk IBUF BUFG								
SLICE_X63Y75			2	state_reg[1]/C								
SLICE_X63Y75	FDPE (Prop_fdpe_C_Q)			state_reg[1]/Q								
	net (fo=6, routed)	0.723		n_0_state_reg[1]								
SLICE_X63Y75			1	state[1]_i_1/I2								
SLICE_X63Y75	LUT4 (Prop_lut4_I2_O)			state[1]_i_1/0								
	net (fo=1, routed)	0.000		n_0_state[1]_i_1								
–	FDPE			state_reg[1]/D								
	(clock my_only_clock rise	-										
		10.000										
E3		0.000										
	net (fo=0)	0.000										
E3				clk_IBUF_inst/I								
E3	IBUF (Prop_ibuf_I_0)			clk_IBUF_inst/O								
	net (fo=1, routed)	1.683	12.516									
BUFGCTRL_X0Y16				clk_IBUF_BUFG_inst/I								
BUFGCTRL_X0Y16	BUFG (Prop_bufg_I_O)			clk_IBUF_BUFG_inst/O								
	net (fo=2, routed)	1.494		clk_IBUF_BUFG								
SLICE_X63Y75				state_reg[1]/C								
	clock pessimism		14.456									
01 TOD 11601175	clock uncertainty		14.420									
_	FDPE (Setup_fdpe_C_D)			state_reg[1]								
	required time		14.495									
>	arrival time		-5.922									

#### Timing Report Detail: Create Clock (Hold - Min / Fast)

```
Slack (MET) :
                      0.395ns (arrival time - required time)
                      state reg[1]/C (rising edge-triggered cell FDPE clocked by my only clock {rise@0.000ns fall@5.000ns period=10.000ns})
 Destination:
                      state_reg[1]/D (rising edge-triggered cell FDPE clocked by my_only_clock {rise@0.000ns fall@5.000ns period=10.000ns})
 Path Group:
                      my only clock
 Path Type:
                      Hold (Min at Fast Process Corner)
                     0.000ns (my_only_clock rise@0.000ns - my_only_clock rise@0.000ns)
 Requirement:
 Data Path Delay:
                     0.502ns (logic 0.226ns (45.017%) route 0.276ns (54.983%))
 Logic Levels:
   Destination Clock Delay (DCD): 1.839ns
   Source Clock Delay (SCD): 1.334ns
   Clock Pessimism Removal (CPR): 0.504ns
   Location
                                         Incr(ns) Path(ns) Netlist Resource(s)
                    Delay type
                     (clock my_only_clock rise edge)
                                                      0.000 r
                                                      0.000 r clk
                                             0.000 0.000 clk
                                                        r clk_IBUF_inst/I
                                             0.196 0.196 r clk_IBUF_inst/0
                     IBUF (Prop ibuf I O)
                     net (fo=1, routed)
                                             0.558 0.754 clk IBUF
   BUFGCTRL X0Y16
                                                        r clk IBUF BUFG inst/I
   BUFGCTRL X0Y16
                     BUFG (Prop bufg I O)
                                             0.026 0.780 r clk IBUF BUFG inst/O
                     net (fo=2, routed)
                                            0.555 1.334 clk IBUF BUFG
   SLICE X63Y75
                     FDPE (Prop fdpe C Q) 0.128 1.462 r state reg[1]/Q
   SLICE X63Y75
                                            0.276 1.738 n_0_state_reg[1]
                     net (fo=6, routed)
   SLICE X63Y75
                                                        r state[1] i 1/I2
   SLICE X63Y75
                     LUT4 (Prop lut4 I2 O)
                                              0.098 1.836 r state[1] i 1/0
                     net (fo=1, routed)
                                              0.000 1.836 n 0 state[1] i 1
   SLICE X63Y75
                                                       r state reg[1]/D
                     (clock my_only_clock rise edge)
                                             0.000 0.000 r
                                              0.000 0.000 r clk
                     net (fo=0)
                                                        r clk IBUF inst/I
                     IBUF (Prop ibuf I O)
                                             0.385 0.385 r clk IBUF inst/0
                     net (fo=1, routed)
                                             0.603 0.987 clk IBUF
   BUFGCTRL X0Y16
                                                        r clk IBUF BUFG inst/I
   BUFGCTRL X0Y16
                                            0.029 1.016 r clk IBUF BUFG inst/0
                     BUFG (Prop bufg I O)
                                             0.823 1.839 clk_IBUF_BUFG
                     net (fo=2, routed)
   SLICE X63Y75
                                                        r state reg[1]/C
                     clock pessimism
                                             -0.504 1.334
   SLICE X63Y75
                     FDPE (Hold_fdpe_C_D)
                                            0.107 1.441
                                                              state reg[1]
```

### Timing Report Detail: Unconstrained (Rec - Max / Slow)

```
Slack:
                        inf
                       rst (input port)
 Source:
 Destination:
                       state reg[0]/PRE
  (recovery check against rising-edge clock my only clock {rise@0.000ns fall@5.000ns period=10.000ns})
 Path Group:
                      (none)
 Path Type:
                      Recovery (Max at Slow Process Corner)
                     5.092ns (logic 0.989ns (19.422%) route 4.103ns (80.578%))
 Data Path Delay:
 Logic Levels:
                      1 (IBUF=1)
 Clock Path Skew:
                      4.102ns (DCD - SCD + CPR)
   Destination Clock Delay (DCD): 4.102ns
   Source Clock Delay
                         (SCD): 0.000ns
   Clock Pessimism Removal (CPR):
                                 0.000ns
   Location
                       Delay type
                                             Incr(ns) Path(ns) Netlist Resource(s)
                                                           0.000 f rst
                                                  0.000
                       net (fo=0)
                                                  0.000
                                                           0.000
   A18
                                                                 f rst IBUF inst/I
   A18
                       IBUF (Prop ibuf I O)
                                               0.989 0.989 f rst IBUF inst/O
                       net (fo=2, routed)
                                                4.103
                                                           5.092 rst IBUF
   SLICE X63Y75
                                                                 f state reg[0]/PRE
                       (clock my only clock rise edge)
                                                           0.000 r
                                                  0.000
                                                  0.000
                                                           0.000 r clk
                                                  0.000
                                                           0.000 clk
                       net (fo=0)
   E3
                                                                r clk IBUF inst/I
                       IBUF (Prop ibuf I O)
                                                           0.833 r clk IBUF inst/0
                                                  0.833
                       net (fo=1, routed)
                                                           2.516 clk IBUF
                                                               r clk IBUF BUFG inst/I
   BUFGCTRL X0Y16
   BUFGCTRL X0Y16
                       BUFG (Prop bufg I O)
                                                  0.091
                                                           2.607 r clk IBUF BUFG inst/O
                       net (fo=2, routed)
                                                  1.494
                                                           4.102 clk IBUF BUFG
   SLICE X63Y75
                                                                 r state reg[0]/C
```

### Timing Report Detail: Unconstrained (Rem - Min / Fast)

```
Slack:
                       inf
                       rst (input port)
 Source:
 Destination:
                       state reg[0]/PRE
 (removal check against rising-edge clock my only clock {rise@0.000ns fall@5.000ns period=10.000ns})
 Path Group:
                      (none)
 Path Type:
                     Removal (Min at Fast Process Corner)
 Data Path Delay:
                     2.024ns (logic 0.218ns (10.746%) route 1.807ns (89.254%))
 Logic Levels:
                      1 (IBUF=1)
 Clock Path Skew:
                      1.839ns (DCD - SCD - CPR)
   Destination Clock Delay (DCD): 1.839ns
   Source Clock Delay
                         (SCD): 0.000ns
   Clock Pessimism Removal (CPR):
                                -0.000ns
   Location
                      Delay type
                                            Incr(ns) Path(ns) Netlist Resource(s)
                                                          0.000 f rst
                                                 0.000
                      net (fo=0)
                                                0.000
                                                          0.000
   A18
                                                               f rst IBUF inst/I
   A18
                      IBUF (Prop ibuf I O)
                                              net (fo=2, routed)
                                               1.807
                                                          2.024 rst IBUF
   SLICE X63Y75
                                                               f state reg[0]/PRE
                      (clock my only clock rise edge)
                                                          0.000 r
                                                 0.000
                                                 0.000
                                                          0.000 r clk
                                                 0.000
                                                          0.000 clk
                      net (fo=0)
   EЗ
                                                               r clk IBUF inst/I
                      IBUF (Prop ibuf I O)
                                                 0.385
                                                          0.385 r clk IBUF inst/0
                      net (fo=1, routed)
                                                 0.603
                                                          0.987 clk IBUF
                                                               r clk IBUF BUFG inst/I
   BUFGCTRL X0Y16
   BUFGCTRL X0Y16
                      BUFG (Prop bufg I O)
                                                 0.029
                                                          1.016 r clk IBUF BUFG inst/O
                      net (fo=2, routed)
                                                 0.823
                                                          1.839 clk IBUF BUFG
   SLICE X63Y75
                                                               r state reg[0]/C
```

## Timing Report Detail: Pulse Width Checks

#### Pulse Width Checks

\_\_\_\_\_

Clock Name: my\_only\_clock

Waveform: { 0 5 } Period: 10.000 Sources: { clk }

Check Type	Corner	Lib Pin	Reference Pin	Required	Actual	Slack	Location	Pin
Min Period	n/a	BUFG/I	n/a	2.155	10.000	7.845	BUFGCTRL_X0Y16	clk_IBUF_BUFG_inst/I
Min Period	n/a	FDPE/C	n/a	1.000	10.000	9.000	SLICE_X63Y75	state_reg[0]/C
Min Period	n/a	FDPE/C	n/a	1.000	10.000	9.000	SLICE_X63Y75	state_reg[1]/C
Low Pulse Width	Fast	FDPE/C	n/a	0.500	5.000	4.500	SLICE_X63Y75	state_reg[0]/C
Low Pulse Width	Fast	FDPE/C	n/a	0.500	5.000	4.500	SLICE_X63Y75	state_reg[1]/C
Low Pulse Width	Slow	FDPE/C	n/a	0.500	5.000	4.500	SLICE_X63Y75	state_reg[0]/C
Low Pulse Width	Slow	FDPE/C	n/a	0.500	5.000	4.500	SLICE_X63Y75	state_reg[1]/C
High Pulse Width	Slow	FDPE/C	n/a	0.500	5.000	4.500	SLICE_X63Y75	state_reg[0]/C
High Pulse Width	Slow	FDPE/C	n/a	0.500	5.000	4.500	SLICE_X63Y75	state_reg[1]/C
High Pulse Width	Fast	FDPE/C	n/a	0.500	5.000	4.500	SLICE_X63Y75	state_reg[0]/C
High Pulse Width	Fast	FDPE/C	n/a	0.500	5.000	4.500	SLICE_X63Y75	state_reg[1]/C



# SAN JOSÉ STATE UNIVERSITY