

# EE141-Spring 2010 Digital Integrated Circuits

Lecture 4
Switch Logic

EECS141

Lecture #4

1


#### **Administrativia**

- □ Assignment #1 due today!
- □ Assignment #2 to be posted right thereafter
- □ DIS 101 (Th 11am-noon) in GPB (Genetics and Plant Biology) 107 starting next week
- □ Office hours of TAs in 557 Cory
- □ Labs start next week (Monday)


#### Class Material


- □ Last lecture
  - Basic metrics for IC design
  - Manufacturing
- □ Today's lecture
  - Design Rules
  - Introduction to switch logic
- □ Reading (2.3, 3.3.1-3.3.2)


EECS141 Lecture #4




Intermezzo:
Design Rules










#### Design Rules


- □ Interface between designer and process engineer
- □ Guidelines for constructing process masks
- □ Unit dimension: Minimum line width
  - scalable design rules: lambda parameter
  - absolute dimensions (micron rules)


EECS141 Lecture #4


#### Design Rules


- □ Intra-layer
  - Widths, spacing, area
- □ Inter-layer
  - Enclosures, distances, extensions, overlaps
- □ Special rules (sub-0.25µm)
  - Antenna rules, density rules, (area)















































#### **Building an Inverter with Switches**








#### **CMOS Inverter: DC Properties**

- $\Box V_{OH} =$
- $\Box V_{OL} =$
- $\Box V_{/L} =$
- $\Box V_{IH} =$
- $\square N_{MH} =$
- $\square N_{ML} =$
- $\Box V_M =$

EECS141 Lecture #4 3


#### **CMOS Inverter: DC Properties**

- $\Box V_{OH} = V_{DD} = 2.5 \text{V}$
- $\Box V_{OL} = 0V$
- $\Box V_{M} = 1.2V$
- $\Box V_{/L} = 1.05 V$
- $\Box V_{IH} = 1.45 V$
- $\square N_{MH} = 1.05 V$
- $\square N_{ML} = 1.05 V$



#### **CMOS Properties**

- □ Full rail-to-rail swing
- □ Symmetrical VTC
- □ Propagation delay function of load capacitance and resistance of transistors
- □ No static power dissipation
- □ Direct path current during switching





# Impact on Performance? EECS141 Lecture #4 36

#### Impact on Power/Energy


EECS141 Lecture #4 3

## A Side Note: How Good a Switch is the MOS Transistor?






#### The Next Question: Inverter Chain



- $\Box$  For some given  $C_L$ :
  - How many stages are needed to minimize delay?
  - How to size the inverters?
- □ Anyone want to guess the solution?

#### Careful about Optimization Problems

- ☐ Get fastest delay if build one **very** big inverter
  - So big that delay is set only by self-loading



- □ Likely not the problem you're interested in
  - Someone has to drive this inverter...

EECS141 Lecture #4 41

### **Engineering Optimization Problems in General**

- □ Need to have a set of constraints
- □ Constraints key to:
  - Making the result useful
  - Making the problem have a 'clean' solution
- □ For sizing problem:
  - Need to constrain size of first inverter

#### **Delay Optimization Problem #1**

- □ You are given:
  - A <u>fixed</u> number of inverters
  - The size of the first inverter
  - The size of the load that needs to be driven
- Your goal:
  - Minimize the delay of the inverter chain
- □ Need model for inverter delay vs. size

EECS141 Lecture #4 43


#### **Inverter Delay**

Delay:  $t_{pHL} = (\ln 2) R_N C_L$   $t_{pLH} = (\ln 2) R_p C_L$ 

□ Assume we want equal rise/fall delays


 $t_{pHL} = t_{pLH}$ 

- Need approximately equal resistances,  $R_N = R_P$
- PMOS approximately 2 times larger resistance for same size;
- Must make PMOS 2 times wider,  $W_P = 2W_N = 2W$
- $t_p = (\ln 2) (R_{inv}/W) C_L$  with  $R_{inv}$  resistance of minimum size NMOS



Loading on the previous stage:  $C_{in} = WC_{ginv} = W(3C_G)$ 

#### **Inverter Delay Model**



$$R = R_{inv}/W$$

$$C_{int} = W(3C_d) = WC_{dinv}$$


Replace ln(2) with k (a constant):


$$Delay = kR(C_{int} + C_{L)}$$

$$Delay = k(R_{min}/W)(WC_{dinv} + C_L)$$

EECS141 Lecture #4 45

#### Inverter with Load





$$\begin{split} \text{Delay} &= kR \, C_{in} (C_{int}/C_{in} + C_L \, / C_{in}) \\ &= kR_{min} C_{ginv} [C_{dinv}/C_{ginv} + C_L / (WC_{ginv})] \\ &= \text{Delay (Internal)} + \text{Delay (Load)} \end{split}$$

 $C_{dinv}/C_{ginv} = \gamma =$ Constant independent of size

#### **Delay Formula**

$$Delay \sim R_{W} \left( C_{int} + C_{L} \right)$$

$$t_p = kR_W C_{\text{in}} \left( C_{\text{int}} / C_{in} + C_L / C_{in} \right) = t_{inv} \left( \gamma + f \right)$$

$$C_{int} = \gamma C_{in} (\gamma \approx 1 \text{ for CMOS inverter})$$
  
 $f = C_L/C_{in} - \text{electrical fanout}$   
 $t_{inv} = kR_{min}C_{ginv}$ 

 $t_{inv}$  is independent of sizing of the gate!!!