
EE223 Analog Integrated Circuits Fall 2018

Lecture 16: Midterm Solution and Project Description


Prof. Sang-Soo Lee sang-soo.lee@sjsu.edu ENG-259

Midterm Score



For the differential amplifier shown below, answer the followings.

- a) Draw a half circuit on the right-hand side of the above circuit. (5 point)
- b) From the half circuit, provide the gain expression of the circuit by inspection. Make a reasonable approximation if necessary. (5 point)
- c) Provide the expression for the output impedance of the circuit by inspection. Make a reasonable approximation if necessary. (5 point)?



$$\frac{V_{out}}{V_{in}} = \frac{-(g_{m3}r_{o3})(R_S)}{\frac{1}{g_{m1}} + \frac{R_{SS}}{2}}$$

$$V_b$$
 N_3 N_{out} N_1 N_2 N_3 N_3 N_4 N_5 N_5

$$R_{out} = R \uparrow / / R \downarrow$$

$$= (g_{m3}r_{o3})(R_S) / / (g_{m1}r_{o1})(\frac{R_{SS}}{2})$$

For the transistor below with W/L = 10um/1um, assume VT0=0.6V, γ =0.4V1/2, 2 Φ F=0.9V. Use the equations below to solve the problems.

- a) Calculate VT and state the transistor's region of operation (Triode or Saturation). (10 points)
- b) Based on the result from a), using an appropriate IDS equation above (either Triode or Saturation), derive expressions for gm, go, gmb from its definition and sketch the low frequency small-signal model of the transistor. Use Leff=L-2LD to simplify the expression. (10 points)

$$I_{DS} = \mu_{n} C_{OX} \frac{W}{L - 2L_{D}} (V_{GS} - V_{Tn} - 0.5V_{DS}) V_{DS}$$
 (Triode)
$$I_{DS} = \frac{1}{2} \mu_{n} C_{OX} \frac{W}{L - 2L_{D}} (V_{GS} - V_{Tn})^{2} (1 + \lambda V_{DS})$$
 (Saturation)
$$V_{T} = V_{T0} + \gamma \left(\sqrt{|2\Phi_{F}| + V_{SB}} - \sqrt{|2\Phi_{F}|} \right)$$
 0.5V


$$V_T = 0.6 + 0.4$$
 (sqrt($0.9 + 0.5$) - sqrt(0.9)) = 0.694
 $V_{gs} - V_T = (1.5 - 0.5) - 0.694 = 0.306$
 $V_{ds} = 0.6 - 0.5 = 0.1$
 $V_{ds} < V_{gs} - V_T$ \rightarrow Triode

Triode equation
$$\rightarrow I_{DS} = \mu C_{ox} (W/L) (V_{gs}-V_T-0.5V_{ds}) V_{ds}$$

$$g_m = dI_{ds}/dV_{gs} = \mu C_{ox} (W/L) V_{ds}$$


$$g_o = dI_{ds}/dV_{ds} = \mu C_{ox} (W/L) (V_{gs}-V_T-V_{ds})$$

$$g_{mb} = dI_{ds}/dV_{bs} = [dI_{ds}/dV_T] [dv_T/dV_{bs}] = g_m \frac{\gamma}{2\sqrt{2\Phi_F + V_{SB}}}$$



For the differential amplifier below with $(W/L)_1 = (W/L)_2 = 10$ um/1um, assume VDD = 1.8V, Vth = 0.6 V, Vdsat1 = Vdsat2 = Vgs-Vth = 0.3V, Iss requires Vdsat of 0.3V, gds = 0.

- a) What is the dc bias voltage at the output to get the maximum output voltage swing? (5 points)
- b) Find the maximum achievable dc gain based on the dc operating point found in a). Final answer should be a number, not an expression. You know there are 3 gm expressions. Pick an appropriate gm expression to solve this problem. (5 points)




Vout max = 1.8V, Vout min = 0.3V + 0.3V = 0.6V

- → Peak-to-peak output signal swing = 1.2V
- → DC operating point is Vdd 0.6V = 1.2V

DC gain = $g_m R_D = (2 I_1 / V_{dsat1}) R_D = (2 I_1 R_D) / V_{dsat1} = 2 \times 0.6 / 0.3 = 4$


For the current mirror circuit below, neglect channel length modulation effect. What is the voltage at Vout? Show how you come up with the result.



The output current through $10k\Omega$ resistor is 100uA.

Therefore, Vout = $1.8V - 10k\Omega \times 100uA = 1.8V - 1V = 0.8V$.

For the high-swing cascode current mirror circuit below, prove why the transistors M1 and M2 are in either Triode or Saturation.



M2 is in saturation as it is diode connected.

 $Vds2 = Vgs2 \ > Vgs2 - Vth2.$

M1 is in Triode region. Proof is as follows:

Vds1 = Vx

 $Vgs1-Vth1=Vx+Vgs2-Vth1=Vx+Vth2+Vdsat2-Vth1\approx Vx+Vdsat2$

Therefore, Vds1 < Vgs1 - Vth1 → Triode region

For the simple current mirror shown below, assume I1=10µA, W=L=5µm for both M1 and M2, and VDS of M1 and M2 are the same, and Vdsat = 0.3V. Because of random mismatch introduced during the manufacturing process, threshold voltage (Vth) will not be the same. Use Pelgrom's model to solve this problem.

a) What is the Vth mismatch, ΔVth , if Avt = 3mV· μ m? (5 points)


$$\Delta V_{th} = \frac{A_{vt}}{\sqrt{WL}} = \frac{3mV \cdot um}{\sqrt{5um \times 5um}} = \frac{3mV \cdot um}{5um} = 0.6 \text{mV}$$

b) Assume the current mismatch (Δ I/I) is mostly due to Vth mismatch (neglect W/L mismatch) and the mismatch is 0.2% initially when W=L=5 μ m. Provide the new size to achieve 0.1% current mismatch while maintaining the same Vdsat. State the exact value for W and L individually. (5 points)

$$\frac{\Delta I}{I} \approx \frac{2\Delta V_{th}}{V_{ds} - V_{th}} = \frac{2\Delta V_{th}}{V_{dsat}}$$

In order to reduce the current mismatch by of factor of 2 while maintaining the same V_{dsat} , we have to reduce ΔV_{th} by a factor of 2. This means WL should be increased by a factor of 4. Since we have to maintain the same V_{dsat} , W/L ratio should not be changed. Therefore, W=L=10um.

c) Now I am allowed to change the dc bias point while I1 is still 10μ A. So, I have changed the size of both M1 and M2 to W=25µm and L=1µm to increase the gm of the transistors. Assuming the VDS of M1 and M2 are still the same, explain what is going to happen to the mismatch characteristics (Δ I/I) of the current mirror. Mismatch gets better or worse, why? (5 points)





From the golden equation $I_D = \frac{1}{2} \left(\mu C_{ox} \right) \left(W/L \right) \left(V_{gs} - V_{th} \right)^2$, if I change (W/L) ratio from (5/5) to (25/1) while keeping the current, then $V_{gs} - V_{th}$ will be decreased. In the meantime, since the product of W and L, WL=5x5=25x1, is not changed, the V_{th} mismatch $\left(\Delta V_{th} = \frac{A_{vt}}{\sqrt{WL}} \right)$ remains the same. Therefore, from the current mismatch $\left(\frac{\Delta I}{I} \approx \frac{2\Delta V_{th}}{V_{gs} - V_{th}} = \frac{2\Delta V_{th}}{V_{dsat}} \right)$

expression, the mismatch will get worse as the numerator is fixed and the denominator has been decreased.

For the circuit shown below,


- a) Add a startup circuit and suggest a size for each of the transistors in the startup circuit. (5 points)
- b) Derive an expression for Iref in terms of device parameters and K-value.(5 points)





 $M_5 = 10um/1um$, $M_6 = 1um/10um$, $M_7 = 1um/0.18um$

b) Derive an expression for Iref in terms of device parameters and K-value.(5 points)



$$V_{gs1} = V_{gs2} + R_{p} I_{2}$$

$$V_{th1} + \sqrt{\frac{2I_{1}}{\mu_{n}C_{ox}(\frac{W}{L})_{1}}} = V_{th2} + \sqrt{\frac{2I_{2}}{\mu_{n}C_{ox}(\frac{W}{L})_{2}}} + R_{p} I_{2}$$

$$\sqrt{\frac{2I}{\mu_{n}C_{ox}(\frac{W}{L})_{1}}} - \sqrt{\frac{2I}{\mu_{n}C_{ox}(\frac{W}{L})_{2}}} = R_{p}I$$

$$\sqrt{\frac{2I}{\mu_{n}C_{ox}(\frac{W}{L})_{1}}} (1 - \frac{1}{\sqrt{4}}) = R_{p}I$$


$$\sqrt{\frac{2I}{\mu_{n}C_{ox}(\frac{W}{L})_{1}}} \frac{1}{2} = R_{p}I \qquad \rightarrow \frac{2I}{\mu_{n}C_{ox}(\frac{W}{L})_{1}} \frac{1}{4} = R_{p}^{2}I^{2}$$

$$\rightarrow \frac{1}{\mu_{n}C_{ox}(\frac{W}{L})_{1}} \frac{1}{2} = R_{p}^{2}I \qquad \rightarrow I = \frac{1}{2R_{p}^{2}\mu_{n}C_{ox}(\frac{W}{L})_{1}}$$

Project Logistics

- 1. A group of 3 students
- 2. Less number of students per group is fine
- 3. One Project Report per group
- 4. Report should be in IEEE conference paper format
- 5. Project Report due: 5 PM, Dec 10


Project Description



Main Circuit – High Gain OPAMP Auxiliary Circuits – Bandgap, RefGen

- VDD=1.8V
- Device types available for the design
 - → nmos2v, pmos2v, nmos2v_nat, vpnp5, resnsppoly, Ideal cap
- Results should meet the requirement over the following PVT corners
 - TT, SS, FF
 - 1.7V, 1.8V, 1.9V
 - -40C, 0C, 40C, 80C

Bandgap



Use PMOS diff pair input for the Folded-cascode amplifier

Key Spec

Vout should be 1.2V. Vout variation less than $\pm 1\%$ over PVT PTAT current is nominally 25uA

Design Procedure

Q1=1, Q2=8, Q3=3

Choose R1 to get the current around I=4~5uA Then choose R2 to get around Vout=1.2V


The OPAMP will force the node X and Y to be the same for the matching between M3 and M4.

M3, M4, M5 are generally sized to be the same to carry the same current.


Final Vout, the bandgap voltage output, should be around 1.2V.

Choose R2 to compensate temperature variation of the bandgap voltage.

Example Folded-Cascode Amplifier Circuit



Reference Generator



Design Points


- 1. AMP and M1 will constitute a 2-stage RC compensated OPAMP.
- 2. AMP needs to be stable in unity gain configuration.
- 3. R1 and R2 should use multiple units of the same size.
- 4. VREF=0.9V will be the input voltage to the main AMP.
- 5. IB1 and IB2 will supply the currents required in the Main Amplifier.

Main OPAMP Spec


Parameter	Typical Result	PVT Result
DC Gain	80 dB	> 70 dB
Unity Gain Frequency	30 MHz	> 25 MHz
Phase Margin	60 Degree	> 55 Degree
Gain Margin	12 dB	> 9 dB
Slew Rate	15 V/us	> 10 V/us
Power	1.5 mW	< 2 mW

- Loading cap = 2 pF
- For Transient simulation, apply 5MHz input pulse and run for 400 ns.

Example Main OPAMP



ADE Test Editor for Main OPAMP



ADE output parameters of previous slide

> fu

- To get the unity gain frequency expression in ADE
- Run stb analysis and plot the Loop Gain and Phase
- In the plot window, choose Loop Gain dB20 and send it to Calculator → See next page Figure (a)
- In Calculator, take "cross" of the Loop Gain dB20 → See next page Figure (b)
- Send buffer expression to ADE → See next page Figure (c)

> DC gain

- To get the DC gain in ADE
- Send Loop Gain dB20 to Calculator
- In Calculator, take "value" at 10 Hz of the Loop Gain 20dB → See Figure on page 12
- Send buffer expression to ADE


> Phase Margin

- To get Phase Margin in ADE,
- Send Loop Gain Phase to Calculator
- In Calculator, take "value" at fu of the Loop Gain Phase
- Send buffer expression to ADE


Gain Margin

- To get Gain Margin in ADE,
- Send Loop Gain Phase to Calculator
- In Calculator, take "cross" of the Loop Gain Phase
- Send buffer expression to ADE and name it as fgm
- Then, send Loop Gain dB20 to Calculator
- In Calculator, take "value" at fgm of the Loop Gain 20dB
- Send buffer expression to ADE

ADE output parameter for fu




ADE output parameter for DC Gain




Typical Result for Main OPAMP

stb analysis



Typical Result for Main OPAMP

Transient analysis




Typical Result for Main OPAMP

Slew rate by taking "deriv" of the output signal in Cadence Calculator



PVT Simulation Result for Main OPAMP using ADE-XL



PVT conditions: TT, SS, FF, 1.7V, 1.8V, 1.9V, -40C, 0C, 40C, 80C – Total 36 corners

References

➤ Bandgap

- Chapter 11 of the Textbook
- H. Banba, et al. "A CMOS Bandgap Reference Circuit with Sub-1-V Operation," *IEEE Journal of Solid-State Circuits*, Vol. 34, no. 5, pp. 670–674, May 1999

> RefGen

■ Ian Wheeler, MS Thesis, California State University, Sacramento, A fast settling reference generator with signal-dependent charge cancellation for an 8-bit 1.5 bit/stage pipeline ADC, 2013

> OPAMP

 K. Langen and J. Huijsing, "Compact low-voltage power-efficient operational amplifier cells for VLSI," *IEEE Journal of Solid-State Circuits*, Vol. 33, no. 10, pp. 1482–1496, Oct 1998