

* Summary of Mosfet parasitic capacitors:

		Cgse=Cgde	Cgb	Cgsi	Cgdi	Csbi	Cdbi
	cutoff	Cox. W. Lou	Cox.W. Leff	0	0	0	0
	triode	Cox, W. Lov	Ø	2 coxW Leff	1/2 Cox W Leff	2 Cjleff.W	2 cj Lepp. W
sat	curation active)	Cox.W.Lov	0	3 CoxW Left	1 Coxwleff	² / ₃ CjleffW	13 Cjleff W

	Csbe	Cdbe
cutoff	As Cj + Ps Cjsw	Ad. Cj + Pd. Cjsw
	As.cj+PsCjsw	AdCj+Ps.Cjsw
saturation (active)	As. Cj + Ps Cjsw	Ad. Cj + Pd. Cjsw





ctive) $C = \frac{Cje}{(1+\frac{Ur}{Qo})^n}$ $A = \Delta \cdot W$, $P = 2(\Delta + W)$, $P = 2\Delta + W$ $C = \frac{Cje}{(1+\frac{Ur}{Qo})^n}$, $C = \frac{Cjswo}{(1+\frac{Ur}{N})^n}$ $C = \frac{Cjswo}{(1+\frac{Ur}{N})^n}$




8k_R(12kn 3vp) 300 + Au=10000 Tolerance of on-chip resistors is 20% (ideally R=10ks)


* interdigitated layout minimizes mismatch





* Bulk rule; the minimum distance between bulk to






$$A_{s} = 3 \frac{w_{1}}{2} \Delta$$

$$A_{d_{1}} = \frac{w_{1}}{2} \Delta = A_{d_{2}}$$

$$P_{s} = 2 \left[2\Delta + \frac{w_{1}}{2} \right] + 2\Delta$$

$$P_{d_{1}} = 2\Delta = P_{d_{2}}$$

Waffle Layout:



$$A_{D} = A_{S} = 2 \times \frac{25 \mu m}{2} \times 400 \mu m$$

$$P_{D} = P_{S} = 2 \left[400 \mu + \frac{25 \mu m}{2} \right]$$

