



EE141-Spring 2010 Digital Integrated Circuits

Lecture 8
Wires
Transistors

EECS141

Lecture #8

1

Administrativa

- ❑ Hw 3 due today – HW 4 to be posted
- ❑ No Lab next week
- ❑ Extra review session Th at 6:30pm

EECS141

Lecture #8

2

Class Material


- ❑ Last lecture
 - Logical Effort + Wires
- ❑ Today's lecture
 - Wiring (cntd) – Transistor models
- ❑ Reading (Ch 3, 4)

INTERCONNECT

Resistance



Wire Resistance



Interconnect Resistance

Material	ρ ($\Omega\text{-m}$)
Silver (Ag)	1.6×10^{-8}
Copper (Cu)	1.7×10^{-8}
Gold (Au)	2.2×10^{-8}
Aluminum (Al)	2.7×10^{-8}
Tungsten (W)	5.5×10^{-8}

Dealing with Resistance


- ❑ **Use Better Interconnect Materials**
 - e.g. copper, silicides
- ❑ **More Interconnect Layers**
 - reduce average wire-length
- ❑ **Selective Technology Scaling**
 - (More later)

EECS141

Lecture #8

7

Polycide Gate MOSFET



Silicides: WSi_2 , TiSi_2 , PtSi_2 and TaSi

Conductivity: 8-10 times better than Poly

EECS141

Lecture #8

8


Sheet Resistance

Material	Sheet Resistance (Ω/\square)
n- or p-well diffusion	1000 – 1500
n^+ , p^+ diffusion	50 – 150
n^+ , p^+ diffusion with silicide	3 – 5
n^+ , p^+ polysilicon	150 – 200
n^+ , p^+ polysilicon with silicide	4 – 5
Aluminum	0.05 – 0.1




Interconnect Modeling

The Lumped Model




What to do with the resistance?

The Distributed RC-line



- Analysis method:
 - Break the wire up into segments of length dx
 - Each segment has resistance ($r dx$) and capacitance ($c dx$)

The Distributed RC-line




$$I_C = c \Delta L \frac{\partial V}{\partial t} = \frac{(V_{i-1} - V_i) - (V_i - V_{i+1})}{r \Delta L} \longrightarrow \boxed{rc \frac{\partial V}{\partial t} = \frac{\partial^2 V}{\partial x^2}}$$


The diffusion equation

$$\boxed{\tau = \frac{L^2}{2} rc}$$

Step-response of RC wire as a function of time and space



Simplified Model: Elmore Delay




- “Elmore delay”: approximation for delay of arbitrary (complex) RC circuits
- To find “Elmore time constant”:
 - For each capacitor, draw path of current from cap to input
 - Multiply C by sum of R’s on current path that are common with path from V_{in} to V_{out}
 - Add up RC products from all capacitors

EECS141

Lecture #8

15

Simplified Model: Elmore Delay



$$\tau_{Elmore} = R_1 C_1 + (R_1 + R_2) C_2 + (R_1 + R_2 + R_3) C_3$$

EECS141

Lecture #8

16

Wire Model


Model the wire with N equal-length segments:

$$\tau_{DN} = \left(\frac{L}{N}\right)^2 (rc + 2rc + \dots + Nrc) = (rcL^2) \frac{N(N+1)}{2N^2} = RC \frac{N+1}{2N}$$

For large values of N :

$$\tau_{DN} = \frac{RC}{2} = \frac{rcL^2}{2}$$


Elmore Delay - Extended



$$R_{ik} = \sum R_j \Rightarrow (R_j \in [\text{path}(s \rightarrow i) \cap \text{path}(s \rightarrow k)])$$


$$\tau_{Di} = \sum_{k=1}^N C_k R_{ik}$$

Another Elmore Delay Example



$$\tau_{Elmore} =$$

Driving an RC-line




$$\tau_D = R_s C_w + \frac{R_w C_w}{2} = R_s C_w + 0.5 r_w c_w L^2$$

$$t_p = 0.69 R_s C_w + 0.38 R_w C_w$$

RC-Models

Voltage Range	Lumped RC-network	Distributed RC-network
0→50% (t_p)	0.69 RC	0.38 RC
0→63% (τ)	RC	0.5 RC
10%→90% (t_p)	2.2 RC	0.9 RC

Step Response of Lumped and Distributed RC Networks:
Points of Interest.




EECS141

Lecture #8


21

Resistivity and Performance



Diffused signal
propagation

Delay $\sim L^2$



EECS141

Lecture #8

22

The Global Wire Problem

$$T_d = 0.377R_wC_w + 0.693(R_dC_{out} + R_dC_w + R_wC_{out})$$

Challenges


- ❑ No further improvements to be expected after the introduction of Copper (superconducting, optical?)
- ❑ Design solutions
 - Use of fat wires
 - Efficient chip floorplanning
 - Insert repeaters

EECS141

Lecture #8



23

Interconnect: # of Wiring Layers



of metal layers is steadily increasing due to:

- Increasing die size and device count: we need more wires and longer wires to connect everything
- Rising need for a hierarchical wiring network; local wires with high density and global wires with low RC




EECS141


Lecture #8

24

Using Bypasses



Driving a word line from both sides




Using a metal bypass

EECS141

Lecture #8

25

Reducing RC-delay Using Repeaters




EECS141

Lecture #8

26

Repeaters



$$t_p = m \left(0.69 \frac{R_d}{s} \left(s\gamma C_d + \frac{cL}{m} + sC_d \right) + 0.69 \left(\frac{rL}{m} \right) (sC_d) + 0.38rc \left(\frac{L}{m} \right)^2 \right)$$

$$m_{opt} = L \sqrt{\frac{0.38rc}{0.69R_dC_d(\gamma + 1)}} = \sqrt{\frac{t_{pwire(unbuffered)}}{t_{p1}}}$$

$$s_{opt} = \sqrt{\frac{R_dc}{rC_d}}$$

EECS141

Lecture #8

27

Repeater Insertion (Revisited)

Taking the repeater loading into account

$$m_{opt} = L \sqrt{\frac{0.38rc}{0.69R_dC_d(\gamma + 1)}} = \sqrt{\frac{t_{pwire(unbuffered)}}{t_{p1}}}$$

$$s_{opt} = \sqrt{\frac{R_dc}{rC_d}}$$

For a given technology and a given interconnect layer, there exists an optimal length of the wire segments between repeaters. The delay of these wire segments is **independent of the routing layer!**

$$L_{crit} = \frac{L}{m_{opt}} = \sqrt{\frac{t_{p1}}{0.38rc}} \quad t_{p,crit} = \frac{t_{p,min}}{m_{opt}} = 2 \left(1 + \sqrt{\frac{0.69}{0.38(1 + \gamma)}} \right) t_{p1}$$

EECS141

Lecture #8


28



MOS Transistor

What do digital IC designers need to know?

Threshold Voltage: Concept



- With positive gate bias, electrons pulled toward the gate
- With large enough bias, enough electrons will be pulled to "invert" the surface (p→n type)
- Voltage at which surface inverts: "magic" threshold voltage V_T

The Threshold Voltage

Threshold

$$V_T = \varphi_{FB} + 2\varphi_F + \frac{Q_B}{C_{ox}} \quad \leftarrow \text{Depletion charge}$$

$$V_T = V_{T0} + \gamma \cdot \left(\sqrt{|2\varphi_F + V_{SB}|} - \sqrt{2\varphi_F} \right)$$

Fermi potential


$$\phi_F = \phi_T \cdot \ln \frac{N_A}{n_i}$$

$2\phi_F$ is approximately 0.6V for p-type substrates

γ is the body factor


V_{T0} is approximately 0.45V for our process

Transistor with Gate and Drain Bias



Transistor in Saturation

$$0 < V_{GS} - V_T < V_{DS}$$



EECS141

Lecture #8

33

Saturation

- For $(V_{GS} - V_T) < V_{DS}$, the effective drain voltage and current saturate:

$$V_{DS,eff} = (V_{GS} - V_T)$$

$$I_D = \frac{k'_n}{2} \cdot \frac{W}{L} \cdot (V_{GS} - V_T)^2$$

- Of course, real drain current isn't totally independent of V_{DS}
 - For example, approx. for channel-length modulation:

$$I_D = \frac{k'_n}{2} \cdot \frac{W}{L} \cdot (V_{GS} - V_T)^2 \cdot (1 + \lambda \cdot V_{DS})$$

EECS141

Lecture #8

34

Modes of Operation

Cutoff:

$$V_{GS} - V_T < 0 \quad I_D = 0$$

Linear (Resistive):

$$V_{GS} - V_T > V_{DS} \quad I_D = k_n' \cdot \frac{W}{L} \cdot \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

Saturation:


$$0 < V_{GS} - V_T < V_{DS} \quad I_D = \frac{k_n'}{2} \cdot \frac{W}{L} \cdot (V_{GS} - V_T)^2 \cdot (1 + \lambda \cdot V_{DS})$$

EECS141

Lecture #8

35

Current-Voltage Relations: A Good Ol' Transistor




EECS141

Lecture #8

36

Current-Voltage Relations: The Deep Sub-Micron Transistor




EECS141

Lecture #8

37

Velocity Saturation

- Velocity saturates due to carrier scattering effects




EECS141

Lecture #8

38

Velocity Saturation




EECS141


Lecture #8

39

I_D versus V_{GS}



Long Channel
($L = 2.5 \mu\text{m}$)



Short Channel
($L = 0.25 \mu\text{m}$)

EECS141

Lecture #8

40