

pt/nt S-D diffusion Rs (silicide or salicide)

\*\* low to medium Re (3-51/D)

\*\* very semitive to procus, temp

(depends on doping levels)

non-nilicided resistance

\*\* medium Rs (50-100s of 51/D)

\*\* semitive to procus, temp

n-well resistance

\*\* large Rs (few K1/D)

\*\* process, temp semitive

\*\* large cap to substrate (don't use in RF path)

very large Rs - use NMOS/PMOS with W/L <<1!

\* process, temp sonsitive

\* voltage sensitive

\* can exhibit "flided nove"

-> For R (orc) matching, use identical units with

\* same orientation placed in series or parallel

e-g.

\* Ri

\* Vont

\* gain \* Vont

\* Vont

\* The Reservoir of the series of parallel

\* Vont

\* The Reservoir of the series of parallel

\* Vont

\* Vont

\* Vont

\* Vont

\* Vont

\* Vont


\* Re

\* Vont

\*

Say gain =-2,  $R_2=2R_1$ R R X C, L -> have been covered before -> very important for RF 4) Transistr Layout! parameters in surematic & layout: W= total width of device L= length of device nf = # of fingers m = multiplier (not factored into W) W=10 p  $V_f = \frac{W}{n_f} = \frac{10 \mu m}{5} = 2 \mu n$  = widh T each fingere-g.

m=2 ) m=2 ) effective  $\frac{W}{L} = \frac{2 \times 10 \text{ M}}{10^{-1} \text{ M}}$ 



\* model limits max W, L in schomatic, layout

> use m to inclease W further

\* m & nf can also affect shape

e-g- m= 9

DDD or

DDD or

may layout a bias device

this way to fit into

overall layout plan

5) Metal Routings: × lower metals - larger cap to onto - larger (thinner, AL) - lower up to sub \* middle metall (M3, M4) - larger ( (thinner, Al) - lower ( thinker and/or Cn) × higher metals - more fringing leads to more (M5 and/or Mb) cap to sub DC signals - MI, M2 analog, RF, clock signal - M4 (and M3, if necessary) VDD, GND, High-current lines - MS, Mb (thick metal)

Antenna Effect:

Impernetal
sheet
can build
up charge during ething I can break down gatte


\* add a discontinuity (e.g. go to different metal
and ume back)

\* add a reverse biased diede to prevent large

Voltage buildup

\* Antenna rule check is part of physical

verification



Foundry requires these checks before fab?
-> DRC
-> Denvity
Your responsibility:
-> LVS
-> ERC
-> LPE