

**UNIVERSITY OF CALIFORNIA, BERKELEY**  
**College of Engineering**  
**Department of Electrical Engineering and Computer Sciences**

Jan M. Rabaey


Homework #4

EECS 141 (SP10)

*Due Friday, February 26 , 5pm, box in 240 Cory*

**[PROBLEM 1] Capacitive Coupling**

Fig.1 shows a circuit that has two interconnect lines with a large coupling capacitance between them. (35 pts)



**Fig.1.**

- (a) Estimate the peak value of noise on the victim line when the aggressor line switches by 1.2V with zero rising time? The aggressor is  $V_{OUT1}$ , and the victim is  $V_{OUT2}$ . Assume that  $V_{OUT2}=0$ , i.e.  $V_{IN2}=1.2V$  initially.  $R_{on}$  of nMOS,  $R_{ON,n}$ , and pMOS,  $R_{ON,p}$ , in INV2 is  $1M\Omega$ . (5 pts)

If the aggressor switches by,

$$\Delta V_A = 1.2V$$

then the peak value of noise on the victim line will be,

$$\Delta V_V = \frac{C_C \Delta V_A}{(C_{L2} + C_C)} = \frac{(100fF)(1.2V)}{(50fF + 100fF)} = 0.8V$$

- (b) What is the delay from  $V_{IN1}$  rising to  $V_{OUT1}$  falling with step input of  $V_{IN1}$  when  $V_{IN2}=V_{DD}$  (no transition)? How much energy is **drawn from supply** in this case? Assume that  $R_{on}$  of nMOS,  $R_{ON,n}$ , and pMOS,  $R_{ON,p}$ , in each inverter is equal to  $1k\Omega$ . (10pts)

$$\text{Delay} = \ln(2) * R_{ON} * (C_{L1} + C_C) = \ln(2) * 1k * 150fF = 103.97pS$$

Either i) or ii) will be given full credit if the process and the answer is right.

i) Energy drawn from supply:

$$E_{\text{SUPPLY}} = \text{None}$$

ii) Energy dissipated in the circuit

$$E_{\text{DISS}} = \frac{1}{2} * (C_{L1} + C_C) * V_{DD}^2 = \frac{1}{2} * 150\text{fF} * 1.2^2 = 108\text{fJ}$$

- (c) What is the delay from  $V_{IN1}$  rising to  $V_{OUT1}$  falling when  $V_{IN2}$  transits from 0 to  $V_{DD}$  at the same time as  $V_{IN1}$ ? How much energy is **drawn from supply** in this case? Assume that  $R_{on}$  of nMOS,  $R_{ON,n}$ , and pMOS,  $R_{ON,p}$ , in each inverter is equal to  $1\text{k}\Omega$ . (10pts)

$$\text{Delay} = \ln(2) * R_{ON} * C_{L1} = \ln(2) * 1\text{k} * 50\text{fF} = 34.66\text{pS}$$

Either i) or ii) will be given full credit if the process and the answer is right.

i) Energy drawn from supply:

$$E_{\text{SUPPLY}} = \text{None}$$

ii) Energy dissipated in the circuit: two inverters dissipate energy.

$$E_{\text{SUPPLY}} = \frac{1}{2} * C_{L1} * V_{DD}^2 * 2 = \frac{1}{2} * 50\text{fF} * 1.2^2 * 2 = 72\text{fJ}$$

- (d) What is the worst case delay, or maximum delay, from  $V_{IN1}$  to  $V_{OUT1}$ ? What is energy **drawn from supply** in this case? Assume that  $R_{on}$  of nMOS,  $R_{ON,n}$ , and pMOS,  $R_{ON,p}$ , in each inverter is equal to  $1\text{k}\Omega$ . (10pts)

$$\text{Delay} = \ln(2) * R_{ON} * (C_{L1} + 2 * C_C) = \ln(2) * 1\text{k} * 250\text{fF} = 173.28\text{pS}$$

Either i) or ii) will be given full credit if the process and the answer is right.

i) Energy drawn from supply:

$$E_{\text{SUPPLY}} = (C_{L1} + 2 * C_C) * V_{DD}^2 = 250\text{fF} * 1.2^2 = 360\text{fJ}$$

ii) Energy dissipated in the circuit: two inverters dissipate energy.

$$E_{\text{SUPPLY}} = \frac{1}{2} * (C_{L1} + 2 * C_C) * V_{DD}^2 * 2 = \frac{1}{2} * 250\text{fF} * 1.2^2 * 2 = 360\text{fJ}$$

## [PROBLEM 2] Inverter and Wiring Delay

Fig.2. shows a pair of symmetrically sized inverters,  $R_{on\_nmos}=R_{on\_pmos}$ , driving a large capacitive load,  $C_L=10\text{pF}$ , with input buffer having an output resistance of  $1\text{k}\Omega$ . The first inverter, INV1, is made of thin-oxide transistors and has an intrinsic delay of  $20\text{pS}$ ,  $t_{inv\_thin}$ . The second inverter, INV2, is made with thick-oxide transistors and has an intrinsic delay of  $50\text{pS}$ ,  $t_{inv\_thick}$ . Assume that a symmetrical, unit sized ( $\text{size}=1$ ) inverter has input capacitance  $C_{g_{inv}}=3\text{fF}$  and  $\gamma=1$  ( $C_G=C_D$ ) for both thin and thick oxide devices. (45pts)




Fig.2.

- (a) Find  $C_{int}$ , intrinsic or diffusion capacitance of a transistor, and  $R_{eq}$ , equivalent resistance of a transistor, for a unit size inverter ( $\text{size}=1$ ) made of thin-transistors and for a unit size inverter ( $\text{size}=1$ ) made of thick-oxide transistor. (i.e. Find  $C_{int\_thin}$ ,  $R_{eq\_thin}$ ,  $C_{int\_thick}$ , and  $R_{eq\_thick}$ )

$$C_{int\_thin} = \gamma * C_{G,inv} = 3\text{fF}$$

$$t_{p\_thin} = 20\text{pS} = \ln(2) * R_{eq\_thin} * C_{int\_thin}$$


$$\therefore C_{int\_thin} = 3\text{fF}, \text{ and } R_{eq\_thin} = 9.62\text{k}\Omega$$

$$C_{int\_thick} = \gamma * C_{G,inv} = 3\text{fF}$$

$$t_{p\_thick} = 50\text{pS} = \ln(2) * R_{eq\_thick} * C_{int\_thick}$$

$$\therefore C_{int\_thick} = 3\text{fF}, \text{ and } R_{eq\_thick} = 24.04\text{k}\Omega$$

- (b) Assume the size of INV2 is given as 'b'. Find the size of INV1, a, in terms of b in order to minimize the overall delay from  $V_{IN}$  to  $V_{OUT}$ .




For minimum delay, each stage should have the same delay.

$$R_o * a * C_{g_{inv\_thin}} = (R_{eq\_thin} / a) * (b * C_{g_{inv\_thick}})$$

$$a^2 = (R_{eq\_thin} / R_o) * (C_{g_{inv\_thick}} / C_{g_{inv\_thin}}) * b$$

$$a = \sqrt{(9.62k/1k) * b} = 3.1 * \sqrt{b}$$

- (c) Assume the size of INV1 is given as 'a'. Find the size of INV2, b, in terms of b in order to minimize the overall delay from  $V_{IN}$  to  $V_{OUT}$ .



$$(R_{eq\_thin} / a) * (b * C_{g_{inv\_thick}}) = (R_{eq\_thick} / b) * C_L$$

$$b^2 = (R_{eq\_thick} / R_{eq\_thin}) * (C_L / C_{g_{inv\_thick}}) * a$$

$$b = \sqrt{(24.04k/9.62k) * (10p / 3f) * a} = 91.27 * \sqrt{a}$$


- (d) From your answer (b) and (c), calculate 'a' and 'b'.

$$\text{From (b), } a = 3.1 * \sqrt{b} \rightarrow a^2 = 9.61b$$

$$\text{From (c), } b = 91.27 * \sqrt{a} \rightarrow b^2 = 8330a$$


$$b^4 = 8330^2 * 9.61 * b \rightarrow b \cong 874, \quad a = \sqrt{9.61 * 874} \cong 92$$

- (e) Due to the two inverters' position in the chip, the INV1 and INV2 are connected with metal-1 wire, 1mm long and 1μm wide. Assume the wire is over field oxide with no other wire nearby. The sheet resistance of aluminum in metal-1 is 100mΩ/□, one side fringing capacitance from metal-1 to substrate is 40aF/μm, and bottom plate capacitance is 30aF/μm<sup>2</sup>. Find the equivalent lumped element resistance and capacitance for this wire. Sketch a schematic for a lumped RC model of the connection between the two inverters, including relevant capacitances and resistances from the inverters themselves.



$$\begin{aligned} \square \text{ of metal-1 wire} &= 1\text{mm}/1\mu\text{m} = 1000 \\ R_w &= 1000 * 100\text{m}\Omega/\square = 100\Omega \\ C_{pp} &= 1\text{mm} * 1\mu\text{m} * 30\text{aF}/\mu\text{m}^2 = 30\text{fF} \\ C_{\text{fringe}} &= 2 * 1\text{mm} * 40\text{aF}/\mu\text{m} = 80\text{fF} \\ C_w &= C_{pp} + C_{\text{fringe}} = 110\text{fF} \end{aligned}$$

- (f) Assume the size of the INV2 is given as 'b'. Find the size of the INV1, a, in terms of b that minimize the overall delay with wiring parasitic present.




$$t_{\text{DELAY}} = \ln(2) * [R_o * a * C_{\text{ginv\_thin}} + \text{Req\_thin}/a * C_{\text{D\_thin}} * a + (\text{Req\_thin}/a + R_w) * (C_w + C_{\text{ginv\_thick}})]$$

$$\partial t_{\text{DELAY}} / \partial a = \ln(2) * [R_o * C_{\text{ginv\_thin}} - \text{Req\_thin} * (C_w + C_{\text{ginv\_thick}} * b) / a^2] = 0$$

$$a^2 = \text{Req\_thin} * (C_w + C_{\text{ginv\_thick}} * b) / (R_o * C_{\text{ginv\_thin}})$$

$$a^2 = 9.62\text{k} * (110\text{f} + 3\text{f} * b) / (1\text{k} * 3\text{f}) \quad \rightarrow \quad a = 1.79 * \text{sqrt}(110 + 3 * b)$$

### [PROBLEM 3] MOS MODEL



**Fig.3.**

(a) Find the region of operation for each transistor in Fig.3. Assume  $V_{TO}=0.4V$ .

i) **Velocity Saturation**

$$V_{GT} = V_{GS} - V_{TO} = 1.2V - 0.4V = 0.8V > 0$$

$$V_{DS} = 1.2V$$

$$V_{D,VSAT} = E_c * L = 6 V/\mu m * 100nm = 0.6V \text{ (Unified Model)}$$

$$\text{(or } V_{D,VSAT} = 1/(1 + V_{GT}/E_c * L) * V_{GT} = 1/(1 + 0.8/0.6) * 0.8 = 0.43V \text{ (Velocity Saturation Model) )}$$

$$V_{DS,eff} = \min(V_{GT}, V_{DS}, V_{D,VSAT}) = V_{D,VSAT}$$

ii) **Cutoff**

$$V_T = V_{TO} + \gamma * [\sqrt{2 * \phi_F + V_{SB}} - \sqrt{2 * \phi_F}]$$

$$= 0.4 + 0.2 * [\sqrt{0.88 + 1.1} - \sqrt{0.88}] = 0.494V$$

$$V_{GT} = V_{GS} - V_T = 0.1 - 0.494 < 0$$

iii) Linear

$$V_{GT} = V_{GS} - V_{TO} = 1.2V - 0.4V = 0.8V > 0$$

$$V_{DS} = 0.2 V$$

$$V_{D,VSAT} = E_c * L = 6 V/\mu m * 100nm = 0.6V \text{ (Unified Model)}$$

$$\text{(or } V_{D,VSAT} = 1/(1 + V_{GT}/E_c * L) * V_{GT} = 1/(1 + 0.8/0.6) * 0.8 = 0.43V \text{ (Velocity Saturation Model) )}$$

$$V_{DS,eff} = \min(V_{GT}, V_{DS}, V_{D,VSAT}) = V_{DS}$$

iv) Saturation

$$\begin{aligned} V_T &= V_{TO} + \gamma * [\sqrt{2 * \phi_F + V_{SB}} - \sqrt{2 * \phi_F}] \\ &= 0.4 + 0.2 * [\sqrt{0.88 + 0.2} - \sqrt{0.88}] = 0.42V \end{aligned}$$

$$V_{GT} = V_{GS} - V_T = 0.8V - 0.42V = 0.38V > 0$$

$$V_{DS} = 1.0 V$$

$$V_{D,VSAT} = E_c * L = 6 V/\mu m * 100nm = 0.6V \text{ (Unified Model)}$$

$$\text{(or } V_{D,VSAT} = 1/(1 + V_{GT}/E_c * L) * V_{GT} = 1/(1 + 0.8/0.6) * 0.8 = 0.43V \text{ (Velocity Saturation Model) )}$$

$$V_{DS,eff} = \min(V_{GT}, V_{DS}, V_{D,VSAT}) = V_{GT}$$

(b) Calculate the nMOS transistor current in each of the cases in Fig.3..

Use the following parameters if needed:  $V_{TO}=0.4V$ ,  $E_C=6V/\mu m$ ,  $L=100nm$ ,  $W=400nm$ ,  $v_{sat}=8 \times 10^6 cm/sec$ ,  $C_{OX}=1.6 \times 10^{-6} F/cm^2$ ,  $\mu_n=270 cm^2/V\text{-sec}$ ,  $\gamma=0.2(V^{1/2})$ ,  $2|\phi_F|=0.88V$ ,  $\lambda=0.7V^{-1}$ .

i) Transistor is in the velocity saturation region.

$$\begin{aligned} I_{DS} &= \mu_n C_{OX} (W/L) (V_{GT} - V_{DS\_eff}/2) V_{DS\_eff} (1 + \lambda V_{DS}) \\ &= 270 \times 1.6e-6 \times (400/100) \times (0.8-0.6/2) \times 0.6 \times (1+0.7 \times 1.2) \\ &\cong 954 \mu A \text{ (Unified Model)} \end{aligned}$$

$$\begin{aligned} \text{Or } I_{DS} &= \mu_n C_{OX} (W/L) / (1 + V_{D,VSAT}/E_C L) (V_{GT} - V_{D,VSAT}/2) V_{D,VSAT} (1 + \lambda V_{DS}) \\ &= 270 \times 1.6e-6 \times (400/100) / (1 + 0.43/0.6) \times (0.8-0.43/2) \times 0.43 \times (1+0.7 \times 1.2) \\ &\cong 466 \mu A \text{ (Velocity Saturation Model)} \end{aligned}$$

ii) Transistor is in cutoff.

$$I_{DS} = I_{sub} \text{ or } I_{DS} = 0 \text{ (if we ignore sub-threshold current).}$$

iii) Transistor is in the linear region.

$$\begin{aligned} I_{DS} &= \mu_n C_{OX} (W/L) (V_{GT} - V_{DS\_eff}/2) V_{DS\_eff} (1 + \lambda V_{DS}) \\ &= 270 \times 1.6e-6 \times (400/100) \times (0.8-0.2/2) \times 0.2 \times (1+0.7 \times 0.2) \\ &\cong 276 \mu A \text{ (Unified Model)} \end{aligned}$$

iv) Transistor is in the saturation region.

$$\begin{aligned} I_{DS} &= \mu_n C_{OX} (W/L) (V_{GT} - V_{DS\_eff}/2) V_{DS\_eff} (1 + \lambda V_{DS}) \\ &= 270 \times 1.6e-6 \times (400/100) \times (0.38-0.38/2) \times 0.38 \times (1+0.7 \times 1.0) \\ &\cong 212 \mu A \text{ (Unified Model)} \end{aligned}$$