

EE223 Analog Integrated Circuits

Fall 2018

Lecture 16: Midterm Solution and Project Description

Prof. Sang-Soo Lee
sang-soo.lee@sjsu.edu
ENG-259



Midterm Score



Problem #1

For the differential amplifier shown below, answer the followings.

- Draw a half circuit on the right-hand side of the above circuit. **(5 point)**
- From the half circuit, provide the gain expression of the circuit by inspection. Make a reasonable approximation if necessary. **(5 point)**
- Provide the expression for the output impedance of the circuit by inspection. Make a reasonable approximation if necessary. **(5 point)?**



$$\frac{V_{out}}{V_{in}} = \frac{-(g_{m3}r_{o3})(R_S)}{\frac{1}{g_{m1}} + \frac{R_{SS}}{2}}$$

$$\begin{aligned} R_{out} &= R \uparrow // R \downarrow \\ &= (g_{m3}r_{o3})(R_S) // (g_{m1}r_{o1})\left(\frac{R_{SS}}{2}\right) \end{aligned}$$

Problem #2


For the transistor below with $W/L = 10\mu\text{m}/1\mu\text{m}$, assume $V_{T0}=0.6\text{V}$, $\gamma=0.4\text{V}^{1/2}$, $2\Phi_F=0.9\text{V}$. Use the equations below to solve the problems.

- Calculate V_T and state the transistor's region of operation (Triode or Saturation). (10 points)
- Based on the result from a), using an appropriate I_{DS} equation above (either Triode or Saturation), derive expressions for g_m , g_o , g_{mb} from its definition and sketch the low frequency small-signal model of the transistor. Use $L_{eff}=L-2L_D$ to simplify the expression. (10 points)

$$I_{DS} = \mu_n C_{ox} \frac{W}{L-2L_D} (V_{GS} - V_{Tn} - 0.5V_{DS}) V_{DS} \quad (\text{Triode})$$

$$I_{DS} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L-2L_D} (V_{GS} - V_{Tn})^2 (1 + \lambda V_{DS}) \quad (\text{Saturation})$$

$$V_T = V_{T0} + \gamma \left(\sqrt{|2\Phi_F| + V_{SB}} - \sqrt{|2\Phi_F|} \right)$$



$$\text{Triode equation} \rightarrow I_{DS} = \mu C_{ox} (W/L) (V_{gs} - V_T - 0.5V_{ds}) V_{ds}$$

$$g_m = dI_{ds}/dV_{gs} = \mu C_{ox} (W/L) V_{ds}$$

$$g_o = dI_{ds}/dV_{ds} = \mu C_{ox} (W/L) (V_{gs} - V_T - V_{ds})$$


$$g_{mb} = dI_{ds}/dV_{bs} = [dI_{ds}/dV_T] [dV_T/dV_{bs}] = g_m \frac{\gamma}{2\sqrt{2\Phi_F + V_{SB}}}$$

$$V_T = 0.6 + 0.4 (\sqrt{0.9 + 0.5} - \sqrt{0.9}) = 0.694$$

$$V_{gs} - V_T = (1.5 - 0.5) - 0.694 = 0.306$$

$$V_{ds} = 0.6 - 0.5 = 0.1$$


$$V_{ds} < V_{gs} - V_T \rightarrow \text{Triode}$$



Problem #3

For the differential amplifier below with $(W/L)_1 = (W/L)_2 = 10\mu\text{m}/1\mu\text{m}$, assume $V_{DD} = 1.8\text{V}$, $V_{th} = 0.6\text{V}$, $V_{dsat1} = V_{dsat2} = V_{gs} - V_{th} = 0.3\text{V}$, I_{ss} requires V_{dsat} of 0.3V , $g_{ds} = 0$.

- What is the dc bias voltage at the output to get the maximum output voltage swing? (5 points)
- Find the maximum achievable dc gain based on the dc operating point found in a). Final answer should be a number, not an expression. You know there are 3 gm expressions. Pick an appropriate gm expression to solve this problem. (5 points)



$$V_{out\ max} = 1.8\text{V}, V_{out\ min} = 0.3\text{V} + 0.3\text{V} = 0.6\text{V}$$


$$\rightarrow \text{Peak-to-peak output signal swing} = 1.2\text{V}$$

$$\rightarrow \text{DC operating point is } V_{dd} - 0.6\text{V} = 1.2\text{V}$$

$$\text{DC gain} = g_m R_D = (2 I_1 / V_{dsat1}) R_D = (2 I_1 R_D) / V_{dsat1} = 2 \times 0.6 / 0.3 = 4$$

Problem #4


For the current mirror circuit below, neglect channel length modulation effect. What is the voltage at V_{out} ? Show how you come up with the result.



The output current through $10\text{ k}\Omega$ resistor is $100\ \mu\text{A}$.
Therefore, $V_{out} = 1.8\text{V} - 10\text{ k}\Omega \times 100\ \mu\text{A} = 1.8\text{V} - 1\text{V} = 0.8\text{V}$.

Problem #5

For the high-swing cascode current mirror circuit below, prove why the transistors M1 and M2 are in either Triode or Saturation.



M2 is in saturation as it is diode connected.
 $V_{ds2} = V_{gs2} > V_{gs2} - V_{th2}$.

M1 is in Triode region. Proof is as follows:

$$V_{ds1} = V_x$$


$$V_{gs1} - V_{th1} = V_x + V_{gs2} - V_{th1} = V_x + V_{th2} + V_{dsat2} - V_{th1} \approx V_x + V_{dsat2}$$

Therefore, $V_{ds1} < V_{gs1} - V_{th1} \rightarrow$ Triode region

Problem #6

For the simple current mirror shown below, assume $I_1 = 10\mu\text{A}$, $W = L = 5\mu\text{m}$ for both M_1 and M_2 , and V_{DS} of M_1 and M_2 are the same, and $V_{dsat} = 0.3\text{V}$. Because of random mismatch introduced during the manufacturing process, threshold voltage (V_{th}) will not be the same. Use Pelgrom's model to solve this problem.

a) What is the V_{th} mismatch, ΔV_{th} , if $A_{vt} = 3\text{mV} \cdot \mu\text{m}$? (5 points)



$$\Delta V_{th} = \frac{A_{vt}}{\sqrt{WL}} = \frac{3\text{mV} \cdot \mu\text{m}}{\sqrt{5\mu\text{m} \times 5\mu\text{m}}} = \frac{3\text{mV} \cdot \mu\text{m}}{5\mu\text{m}} = 0.6\text{mV}$$


b) Assume the current mismatch ($\Delta I/I$) is mostly due to V_{th} mismatch (neglect W/L mismatch) and the mismatch is 0.2% initially when $W = L = 5\mu\text{m}$. Provide the new size to achieve 0.1% current mismatch while maintaining the same V_{dsat} . State the exact value for W and L individually. (5 points)

$$\frac{\Delta I}{I} \approx \frac{2\Delta V_{th}}{V_{gs} - V_{th}} = \frac{2\Delta V_{th}}{V_{dsat}}$$

In order to reduce the current mismatch by a factor of 2 while maintaining the same V_{dsat} , we have to reduce ΔV_{th} by a factor of 2. This means WL should be increased by a factor of 4. Since we have to maintain the same V_{dsat} , W/L ratio should not be changed. Therefore, $W = L = 10\mu\text{m}$.

Problem #6

c) Now I am allowed to change the dc bias point while I_1 is still $10\mu\text{A}$. So, I have changed the size of both M_1 and M_2 to $W=25\mu\text{m}$ and $L=1\mu\text{m}$ to increase the g_m of the transistors. Assuming the V_{DS} of M_1 and M_2 are still the same, explain what is going to happen to the mismatch characteristics ($\Delta I/I$) of the current mirror. Mismatch gets better or worse, why? (5 points)



From the golden equation $I_D = \frac{1}{2} (\mu C_{ox}) (W/L) (V_{gs} - V_{th})^2$,

if I change (W/L) ratio from $(5/5)$ to $(25/1)$ while keeping the current, then $V_{gs} - V_{th}$ will be decreased.

In the meantime, since the product of W and L , $WL=5 \times 5=25 \times 1$, is not changed, the V_{th} mismatch



($\Delta V_{th} = \frac{A_{vt}}{\sqrt{WL}}$) remains the same. Therefore, from the current mismatch ($\frac{\Delta I}{I} \approx \frac{2\Delta V_{th}}{V_{gs} - V_{th}} = \frac{2\Delta V_{th}}{V_{dsat}}$)

expression, the mismatch will get worse as the numerator is fixed and the denominator has been decreased.

Problem #7

For the circuit shown below,


- Add a startup circuit and suggest a size for each of the transistors in the startup circuit. (5 points)
- Derive an expression for I_{ref} in terms of device parameters and K-value. (5 points)



$$M_5 = 10\mu\text{m}/1\mu\text{m}, M_6 = 1\mu\text{m}/10\mu\text{m}, M_7 = 1\mu\text{m}/0.18\mu\text{m}$$

Problem #7

b) Derive an expression for I_{ref} in terms of device parameters and K-value.
(5 points)



$$V_{gs1} = V_{gs2} + R_p I_2$$

$$V_{th1} + \sqrt{\frac{2I_1}{\mu_n C_{ox} \left(\frac{W}{L}\right)_1}} = V_{th2} + \sqrt{\frac{2I_2}{\mu_n C_{ox} \left(\frac{W}{L}\right)_2}} + R_p I_2$$

$$\sqrt{\frac{2I}{\mu_n C_{ox} \left(\frac{W}{L}\right)_1}} - \sqrt{\frac{2I}{\mu_n C_{ox} \left(\frac{W}{L}\right)_2}} = R_p I$$

$$\sqrt{\frac{2I}{\mu_n C_{ox} \left(\frac{W}{L}\right)_1}} \left(1 - \frac{1}{\sqrt{4}}\right) = R_p I$$


$$\sqrt{\frac{2I}{\mu_n C_{ox} \left(\frac{W}{L}\right)_1}} \frac{1}{2} = R_p I \quad \rightarrow \quad \frac{2I}{\mu_n C_{ox} \left(\frac{W}{L}\right)_1} \frac{1}{4} = R_p^2 I^2$$

$$\rightarrow \frac{1}{\mu_n C_{ox} \left(\frac{W}{L}\right)_1} \frac{1}{2} = R_p^2 I \quad \rightarrow \quad I = \frac{1}{2R_p^2 \mu_n C_{ox} \left(\frac{W}{L}\right)_1}$$

Project Logistics

1. A group of 3 students
2. Less number of students per group is fine
3. One Project Report per group
4. Report should be in IEEE conference paper format
5. Project Report due : 5 PM, Dec 10


Project Description



Main Circuit – High Gain OPAMP
Auxiliary Circuits – Bandgap, RefGen

- $V_{DD}=1.8V$
- Device types available for the design
→ nmos2v, pmos2v, nmos2v_nat, vpnp5, resnsppoly, Ideal cap
- Results should meet the requirement over the following PVT corners
 - TT, SS, FF
 - 1.7V, 1.8V, 1.9V
 - -40C, 0C, 40C, 80C

Bandgap



Use PMOS diff pair input
for the Folded-cascode amplifier

Key Spec

Vout should be 1.2V.

Vout variation less than $\pm 1\%$ over PVT

PTAT current is nominally 25uA

Design Procedure

Q1=1, Q2=8, Q3=3

Choose R1 to get the current around $I=4\sim 5\mu A$

Then choose R2 to get around $V_{out}=1.2V$


The OPAMP will force the node X and Y to be the same for the matching between M3 and M4.

M3, M4, M5 are generally sized to be the same to carry the same current.


Final Vout, the bandgap voltage output, should be around 1.2V.

Choose R2 to compensate temperature variation of the bandgap voltage.

Example Folded-Cascode Amplifier Circuit



Reference Generator



Design Points


1. AMP and M1 will constitute a 2-stage RC compensated OPAMP.
2. AMP needs to be stable in unity gain configuration.
3. R1 and R2 should use multiple units of the same size.
4. VREF=0.9V will be the input voltage to the main AMP.
5. IB1 and IB2 will supply the currents required in the Main Amplifier.

Main OPAMP Spec

Parameter	Typical Result	PVT Result
DC Gain	80 dB	> 70 dB
Unity Gain Frequency	30 MHz	> 25 MHz
Phase Margin	60 Degree	> 55 Degree
Gain Margin	12 dB	> 9 dB
Slew Rate	15 V/us	> 10 V/us
Power	1.5 mW	< 2 mW

- Loading cap = 2 pF
- For Transient simulation, apply 5MHz input pulse and run for 400 ns.

Example Main OPAMP



ADE Test Editor for Main OPAMP

ADE XL Test Editor - ee223Fall17:project_classAB_tb:1

Session Setup Analyses Variables Outputs Simulation

cadence

27.0

Design Variables

	Name	Value
1	fin	5M
2	td	10n
3	tr	1n
4	Ccomp	1.2p
5	Cload	5p
6	VCM	400m
7	vstep	500m
8	VDD18	1.8

Analyses

	Type	Enable	Arguments
1	dc	<input checked="" type="checkbox"/>	t
2	ac	<input type="checkbox"/>	10 1G Automatic Start-Stop
3	stb	<input checked="" type="checkbox"/>	1 1G /V3 Automatic Start-Stop
4	tran	<input checked="" type="checkbox"/>	0 400n conservative

Outputs

	Name/Signal/Expr	Value	Plot	Save	Save Options
1	inp		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
2	vout		<input checked="" type="checkbox"/>	<input type="checkbox"/>	allv
3	deriv(v("vout" ?result "tr...		<input checked="" type="checkbox"/>	<input type="checkbox"/>	
4	Loop Gain Phase		<input checked="" type="checkbox"/>	<input type="checkbox"/>	
5	Loop Gain dB20		<input checked="" type="checkbox"/>	<input type="checkbox"/>	
6	fu		<input checked="" type="checkbox"/>	<input type="checkbox"/>	
7	DC gain		<input checked="" type="checkbox"/>	<input type="checkbox"/>	
8	Phase Margin		<input checked="" type="checkbox"/>	<input type="checkbox"/>	
9	fgm		<input type="checkbox"/>	<input type="checkbox"/>	
10	Gain Margin		<input checked="" type="checkbox"/>	<input type="checkbox"/>	
11	V0/MINUS		<input checked="" type="checkbox"/>	<input checked="" type="checkbox"/>	yes
12	average(IT("/V0/MINUS"))		<input checked="" type="checkbox"/>	<input type="checkbox"/>	


15(39) Edit Vari Status: Ready T=27.0 C Simulator: spectre State: ee223Fall17:project_classAB_tb:1_active

ADE output parameters of previous slide


- f_u
 - To get the unity gain frequency expression in ADE
 - Run stb analysis and plot the Loop Gain and Phase
 - In the plot window, choose Loop Gain dB20 and send it to Calculator → See next page Figure (a)
 - In Calculator, take “cross” of the Loop Gain dB20 → See next page Figure (b)
 - Send buffer expression to ADE → See next page Figure (c)
- DC gain
 - To get the DC gain in ADE
 - Send Loop Gain dB20 to Calculator
 - In Calculator, take “value” at 10 Hz of the Loop Gain 20dB → See Figure on page 12
 - Send buffer expression to ADE
- Phase Margin
 - To get Phase Margin in ADE,
 - Send Loop Gain Phase to Calculator
 - In Calculator, take “value” at f_u of the Loop Gain Phase
 - Send buffer expression to ADE
- Gain Margin
 - To get Gain Margin in ADE,
 - Send Loop Gain Phase to Calculator
 - In Calculator, take “cross” of the Loop Gain Phase
 - Send buffer expression to ADE and name it as fgm
 - Then, send Loop Gain dB20 to Calculator
 - In Calculator, take “value” at fgm of the Loop Gain 20dB
 - Send buffer expression to ADE

ADE output parameter for fu

(a)




(b)



(c)




ADE output parameter for DC Gain




Typical Result for Main OPAMP

stb analysis




Typical Result for Main OPAMP

Transient analysis




Typical Result for Main OPAMP

Slew rate by taking “deriv” of the output signal in Cadence Calculator



PVT Simulation Result for Main OPAMP using ADE-XL



PVT conditions : TT, SS, FF, 1.7V, 1.8V, 1.9V, -40C, 0C, 40C, 80C – Total 36 corners

References

➤ Bandgap

- Chapter 11 of the Textbook
- H. Banba, et al. “A CMOS Bandgap Reference Circuit with Sub-1-V Operation,” *IEEE Journal of Solid-State Circuits*, Vol. 34, no. 5, pp. 670–674, May 1999

➤ RefGen

- Ian Wheeler, *MS Thesis, California State University, Sacramento*, A fast settling reference generator with signal-dependent charge cancellation for an 8-bit 1.5 bit/stage pipeline ADC, 2013

➤ OPAMP

- K. Langen and J. Huijsing, “Compact low-voltage power-efficient operational amplifier cells for VLSI,” *IEEE Journal of Solid-State Circuits*, Vol. 33, no. 10, pp. 1482–1496, Oct 1998