

EE288 Data Conversions/Analog Mixed-Signal ICs

Spring 2018

Lecture 25: ADC Trends


Prof. Sang-Soo Lee
sang-soo.lee@sjsu.edu
ENG-259

ADC Architectures




Resolution vs. Bandwidth


B. Murmann. ADC performance survey 1997–2015. [Online]. Mar. 2015.
Available: <http://web.stanford.edu/~murmman/adcsurvey.html>




OPAMP for Pipelined ADC



V_A vs V_{ds}




Power vs. Conversion Speed




High-Speed ADC Architecture Trends

- ADC without OPAMP
 - Comparator based Architecture
 - SAR ADC
- Time-interleaved ADC
- Hybrids ADC
 - Pipelined SAR ADC
- Digitally Assisted ADC


Comparator controlled current source




SAR ADC




Asynchronous SAR ADC



Time-interleaved SAR ADC




SAR-Assisted Pipelined ADC




ADC Conversion Energy vs SNDR

From “Boris Murmann, The race for the extra decibel, IEEE Solid-State Circuits Magazine, Summer 2015
ISSCC 1997-2015 and VLSI Circuits Symposium 1997-2014
The red markers indicate data reported after 2010.
Points with solid fill mark time-interleaved designs.




ADC Figure of Merit




WALDEN FoM [1]	SCHREIER FoM (DR) [22]	SCHREIER FoM (SNDR) [23]
$\text{FoM}_w = \frac{P}{f_s \cdot 2^{\text{ENOB}}}$ $\text{ENOB} = \frac{\text{SNDR}(\text{dB}) - 1.76}{6.02}$	$\text{FoM}_{s,\text{DR}} = \text{DR}(\text{dB}) + 10 \log\left(\frac{BW}{P}\right)$	$\text{FoM}_s = \text{SNDR}(\text{dB}) + 10 \log\left(\frac{f_s/2}{P}\right)$

FoM_S vs Conversion Rate



ADC Architecture Trends



Time-interleaved ADC papers

