



# MOS CAPACITOR MODELS

## Lecture 7


Advanced Digital IC Design

Khosrow Ghadiri






- nMOSFET




Operation Regions	Voltages	Current
Cut Off	$V_{GS} \leq V_{Tn}$	$I_{DS} = 0$
Saturation	$V_{GS} > V_{Tn}$ $V_{DS} > V_{GS} - V_{Tn}$	$I_{DS} = \frac{1}{2} \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{Tn})^2 (1 + \lambda V_{DS})$
Resistive	$V_{GS} > V_{Tn}$ $V_{DS} < V_{GS} - V_{Tn}$	$I_{DS} = \mu_n C_{ox} \frac{W}{L} \left[ (V_{GS} - V_{Tn}) V_{DS} - \frac{V_{DS}^2}{2} \right]$



- pMOSFET



Operation Regions	Voltages	Current
Cut Off	$V_{SG} \leq  V_{Tp} $	$I_{SD} = 0$
Saturation	$V_{SG} >  V_{Tp} $ $V_{SD} > V_{SG} -  V_{Tp} $	$I_{SD} = \frac{1}{2} \mu_p C_{ox} \frac{W}{L} (V_{SG} -  V_{Tp} )^2 (1 + \lambda V_{SD})$
Resistive	$V_{SG} >  V_{Tp} $ $V_{SD} < V_{SG} -  V_{Tp} $	$I_{SD} = \mu_p C_{ox} \frac{W}{L} \left[ (V_{SG} -  V_{Tp} ) V_{SD} - \frac{V_{SD}^2}{2} \right]$




- Enhancement mode MOSFET transistor region of operation


	Cut-off	Resistive	Saturation
nMOS	$V_{GSn} < V_{Tn}$ $V_{IN} < V_{Tn}$	$V_{GSn} > V_{Tn}$ $V_{IN} > V_{Tn}$ $V_{DSn} < V_{GSn} - V_{Tn}$ $V_{OUT} < V_{IN} - V_{Tn}$	$V_{GSn} > V_{Tn}$ $V_{IN} > V_{Tn}$ $V_{DSn} > V_{GSn} - V_{Tn}$ $V_{OUT} > V_{IN} - V_{Tn}$
pMOS	$V_{GS p} > V_{Tp}$ $V_{IN} > V_{Tp} + V_{DD}$	$V_{GS p} < V_{Tp}$ $V_{IN} < V_{Tp} + V_{DD}$ $V_{DS p} > V_{GS p} - V_{Tp}$ $V_{OUT} > V_{IN} - V_{Tp}$	$V_{GS p} = V_{Tp}$ $V_{IN} < V_{Tp} + V_{DD}$ $V_{DS p} < V_{GS p} - V_{Tp}$ $V_{OUT} < V_{IN} - V_{Tp}$




- Gate capacitance of Ideal MOSFET transistor



- Approximated gate capacitance as channel connected to source



- Gate capacitance of Ideal MOSFET transistor




$$C_{gs} = C_{OX}WL = \frac{\epsilon_{OX}WL}{t_{OX}}$$

- Approximated gate capacitance as channel connected to source
- Capacitor across the reverse-biased Drain-Bulk  $C_{db}$
- Capacitor across the reverse-biased Drain-Bulk  $C_{sb}$



- Parasitic capacitors in the cut-off




$$C_j = C_{j0} \left( 1 + \frac{V_{SB}}{V_0} \right)^n$$

$$V_0 = \frac{kT}{q} \ln \frac{N_A N_D}{n_i^2}$$



- Intrinsic capacitors in the saturation  $V_{GS} > V_{TN}$  &  $V_{DS} > V_{GS} - V_{TN}$



$$C_{gate} = C_{gate-body} + C_{gate-source} + C_{gate-drain}$$

$$C_{gate} = 0 + \frac{2C_0}{3} + 0 = \frac{2C_0}{3}$$






- Intrinsic MOS gate capacitor

Operation	Cut-off	Saturation	Resistive
$C_{gs}$	0	$\frac{2}{3}C_{ox}WL_{eff}$	$\frac{1}{2}C_{ox}WL_{eff}$
$C_{gd}$	0	0	$\frac{1}{2}C_{ox}WL_{eff}$
$C_{gb}$	$C_{ox}WL_{eff}$	0	0
$C_g$	$C_{ox}WL_{eff}$	$\frac{2}{3}C_{ox}WL_{eff}$	$C_{ox}WL_{eff}$

- Resistive (Linear):  $C_{gb} \approx 0$  channel is shielded from the bulk by inversion
- Saturation (Active):  $C_{gd} = 0$  and  $C_{gb} = 0$  channel pinch-off




- Detailed gate capacitors

Operation	Cut-off	Saturation	Resistive
$C_{gs}$	$C_{OX}WL_D$	$\frac{2}{3}C_{OX}WL_{eff} + C_{OX}WL_D$	$\frac{1}{2}C_{OX}WL_{eff} + C_{OX}WL_D$
$C_{gd}$	$C_{OX}WL_D$	$C_{OX}WL_D$	$\frac{1}{2}C_{OX}WL_{eff} + C_{OX}WL_D$
$C_{gb}$	$C_{OX}WL_{eff}$	0	0



- Junction capacitance



$$C_{sb} (\text{Cut-off}) = C_j W L_S + C_{js} x_j (2W + 2L_S)$$

$$C_{sb} (\text{Saturation}) = C_j W L_S + C_{js} x_j (W + 2L_S)$$

$$C_{sb} (\text{Resistive}) = C_j W L_S + C_{js} x_j (W + 2L_S)$$




- Both  $n^+$  the drain and the source forms planar pn-junction
- **1** Capacitance of  $n^+ - p^-$  -junction between source and channel
- **2** Capacitance of  $n^+ - p^+$  -junction between source and  $p^+$  channel stop implant
- **3** Capacitance of  $n^+ - p^+$  -junction between source and  $p^+$  channel stop implant
- **4** Capacitance of  $n^+ - p^+$  -junction between source and  $p^+$  channel stop implant
- **5** : Capacitance of  $n^+ - p^-$  -junction between source and substrate

$$C_j = C_{j0} \left( 1 + \frac{V_{SB}}{V_0} \right)^n \quad C_{j0} = \sqrt{\frac{\epsilon_{Si} q}{2} \left( \frac{N_A N_D}{N_A + N_D} \right) \left( \frac{1}{V_0 - V} \right)} \quad V_0 = \frac{kT}{q} \ln \frac{N_A N_D}{n_i^2}$$



- Parasitic capacitors



$$C_{sb} \text{ (Cut-off)} = C_j W L_S + C_{js} x_j (2W + 2L_S)$$

$$C_{sb} \text{ (Saturation)} = C_j W L_S + C_{js} x_j (W + 2L_S)$$

$$C_{sb} \text{ (Resistive)} = C_j W L_S + C_{js} x_j (W + 2L_S)$$



Operation	Cut-off	Saturation	Resistive
$C_{gd}$	0	0	$\frac{1}{2} C_{OX} WL_{eff}$
$C_{gd}$	$C_{OX} WL_{over}$	$C_{OX} WL_{over}$	$C_{OX} WL_{over}$
$C_{db}$	$C_j WL_S + C_{js} x_j (2W + 2L_D)$	$C_j WL_D + C_{js} x_j (W + 2L_D)$	$C_j WL_D + C_{js} x_j (W + 2L_D)$
$C_{gb}$	$C_{OX} WL_{eff}$	0	0
$C_{gs}$	0	$\frac{2}{3} C_{OX} WL_{eff}$	$\frac{1}{2} C_{OX} WL_{eff}$
$C_{gs}$	$C_{OX} WL_{over}$	$C_{OX} WL_{over}$	$C_{OX} WL_{eff}$
$C_{sb}$	0	$\frac{2}{3} C_j WL_{eff}$	$\frac{1}{2} C_j WL_{eff}$
$C_{sb}$	$C_j WL_S + C_{js} x_j (2W + 2L_S)$	$C_j WL_S + C_{js} x_j (W + 2L_S)$	$C_j WL_S + C_{js} x_j (W + 2L_S)$