



EE141-Spring 2010 Digital Integrated Circuits

Lecture 6 Complex Logic

EECS141

Lecture #6

1

Administrativa

- ❑ Lab 3 this week
- ❑ Midterm on Friday February 19
 - Open book
 - Covering material from start up to complex logic optimization (this lecture and next)

EECS141

Lecture #6

2

Class Material


- Last lecture
 - Sizing inverters
- Today's lecture
 - Complex logic
 - Optimizing complex logic
- Reading (2.3, 3.3.1-3.3.2)

EECS141

Lecture #6


3

Combinational vs. Sequential Logic



(a) Combinational

$$\text{Output} = f(\text{In})$$



(b) Sequential

$$\text{Output} = f(\text{In}, \text{Previous In})$$

EECS141

Lecture #6

4


Static Logic Gates

At every point in time (except during the switching transients) each **gate output is connected to either V_{DD} or V_{SS}** via a low resistive path.

The outputs of the gates **assume at all times the value of the Boolean function** implemented by the circuit (ignoring, once again, the transient effects during switching periods).

(Will contrast this later to **dynamic** circuit style.)


Static Complementary CMOS



PUN and PDN are **dual** logic networks
 PUN and PDN functions are **complementary**

NMOS Transistors in Series/Parallel Connection

- Transistor \leftrightarrow switch controlled by its gate signal
 - NMOS switch closes when switch control input is high



- NMOS transistors pass a “strong” 0 but a “weak” 1


EECS141

Lecture #6

7

PMOS Transistors in Series/Parallel Connection

- PMOS switch closes when switch control is low




- PMOS transistors pass a “strong” 1 but a “weak” 0

EECS141

Lecture #6

8

REMEMBER



EECS141

Lecture #6

9


Complementary CMOS Logic Style

- PUP is the **dual** to PDN
(can be shown using DeMorgan's Theorems)

$$\overline{A + B} = \overline{A} \overline{B}$$

$$\overline{AB} = \overline{A} + \overline{B}$$

- Static CMOS gates are always inverting



AND = NAND + INV

EECS141


Lecture #6

10

Example Gate: NAND

A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0

Truth Table of a 2 input NAND gate




- PDN: $G = \overline{AB} \Rightarrow$ Conduction to GND
- PUN: $F = A + B = \overline{\overline{A} \cdot \overline{B}} \Rightarrow$ Conduction to V_{DD}
- $\overline{G(\ln_1, \ln_2, \ln_3, \dots)} \equiv F(\overline{\ln_1}, \overline{\ln_2}, \overline{\ln_3}, \dots)$


Example Gate: NOR

A	B	Out
0	0	1
0	1	0
1	0	0
1	1	0

Truth Table of a 2 input NOR gate



Complex CMOS Gate



EECS141

Lecture #6

13

CMOS Properties

- ❑ Full rail-to-rail swing
- ❑ Symmetrical VTC
- ❑ Propagation delay function of load capacitance and resistance of transistors
- ❑ No static power dissipation
- ❑ Direct path current during switching

EECS141

Lecture #6

14



Optimizing Combinational Logic: Logical Effort



EECS141

Lecture #6

15

Question #1

- All of these are decoders
 - Which one is “best”?




EECS141

Lecture #6

16

Question #2

- Is it better to drive a big capacitive load directly with the NAND gate, or after some buffering?




- Method to answer both of these questions:
 - Logical effort
 - Extension of buffer sizing problem

EECS141

Lecture #6

17

Recap: Buffer Sizing



$$\text{Delay} = t_{inv} \sum_{i=1}^N (\gamma + f_i)$$

$$f_i = C_{i+1}/C_i$$

For given N : $C_{i+1}/C_i = C_i/C_{i-1}$

To find N : $C_{i+1}/C_i \sim 4$

How to generalize this to any logic path?

EECS141

Lecture #6


18

Delay Of NAND Gate

$$C_{dnand} = 6C_D$$

$$C_{gnand} = 4C_G = (4/3) C_{ginv}$$

$$C_D/C_G = \gamma$$



$$\begin{aligned} t_{pNAND} &= kR(C_{int} + C_L) \\ &= k(R_{min}/W)(WC_{dnand} + C_L) \\ &= k(R_{min}C_{gnand})(C_{dnand}/C_{gnand} + C_L(WC_{gnand})) \\ &= k(R_{min}C_{gnand})(\gamma/2 + C_L(WC_{gnand})) \\ &= t_{inv}(2\gamma + (4/3)f) \end{aligned}$$

EECS141

Lecture #6


19

Delay Of NOR Gate

$$C_{dnor} = 6C_D$$

$$C_{gnor} = 5C_G = (5/3) C_{ginv}$$

$$C_D/C_G = \gamma$$



$$\begin{aligned} t_{pNAND} &= kR(C_{int} + C_L) \\ &= k(R_{min}/W)(WC_{dnor} + C_L) \\ &= k(R_{min}C_{gnor})(C_{dnor}/C_{gnor} + C_L(WC_{gnor})) \\ &= k(R_{min}C_{gnor})(\gamma/5 + C_L(WC_{gnor})) \\ &= t_{inv}(2\gamma + (5/3)f) \end{aligned}$$

EECS141

Lecture #6

20

Logical Effort

$$t_{pgate} = t_{inv} (p\gamma + LE \times f)$$

Measure everything in units of t_{inv} (divide by t_{inv}):

p – intrinsic delay ($k_{\gamma g}$) - gate parameter $\propto f(W)$

LE – logical effort (k) – gate parameter $\propto f(W)$

f – electrical effort (effective fanout)

Normalize everything to an inverter:

$LE_{inv} = 1, p_{inv} = \gamma$

Delay in a Logic Gate

Gate delay:

$$\text{Delay} = EF + p \quad (\text{measured in units of } t_{inv})$$

effective fanout
intrinsic delay

Effective fanout:

$$EF = LE f$$

logical effort
electrical fanout = C_{out}/C_{in}

Logical effort is a function of topology, independent of sizing

Effective fanout is a function of load/gate size

Logical Effort

- Inverter has the smallest logical effort and intrinsic delay of all static CMOS gates
- Logical effort LE is defined as:
 - $(R_{eq,gate} C_{in,gate}) / (R_{eq,inv} C_{in,inv})$
 - Easiest way to calculate (usually):
 - Size gate to deliver same current as an inverter, take ratio of gate input capacitance to inverter capacitance
- LE increases with gate complexity


EECS141

Lecture #6

23

Logical Effort

Calculating LE by sizing for same drive strength:




EECS141

Lecture #6

24

Logical Effort of Gates




EECS141

Lecture #6

25

Logical Effort of Gates



EECS141

Lecture #6

26

Logical Effort

Gate Type	Number of Inputs			
	1	2	3	n
Inverter	1			
NAND		4/3	5/3	$(n + 2)/3$
NOR		5/3	7/3	$(2n + 1)/3$
Multiplexer		2	2	2
XOR		4	12	

From Sutherland, Sproull

EECS141

Lecture #6

27

Gate Sizing Convention

- Need to set a convention:
 - What does a gate of size '2' mean?
- For an inverter it is clear:
 - $C_{inv} = 2$, $R_{inv} = 1/2$
- For a gate, two possibilities:
 - $C_{gate} = 2C_{inv}$
 - $R_{gate} = R_{inv}/2$
- In my notes, **size** $\equiv C_{gate}/C_{inv}$
 - Size 2 gate has twice the input capacitance of a unit inverter

EECS141


Lecture #6

28

Add Branching Effort

Branching effort:

$$b = \frac{C_{L,on-path} + C_{L,off-path}}{C_{L,on-path}}$$



EECS141

Lecture #6

29

Multistage Networks

$$Delay = \sum_{i=1}^N (p_i + LE_i \cdot f_i)$$

Effective fanout: $EF_i = LE_i f_i$

Path electrical fanout: $F = C_{out}/C_{in}$

Path logical effort: $\Pi LE = LE_1 LE_2 \dots LE_N$

Branching effort: $\Pi B = b_1 b_2 \dots b_N$

Path effort: $PE = \Pi LE \Pi B F$

Path delay $D = \sum d_i = \sum p_i + \sum EF_i$

EECS141

Lecture #6

30

Optimum Effort per Stage

When each stage bears the same effort:

$$EF^N = PE$$

$$EF = \sqrt[N]{PE}$$

Effective fanouts: $LE_1f_1 = LE_2f_2 = \dots = LE_Nf_N$

Minimum path delay

$$\hat{D} = \sum_{i=1}^N (LE_i f_i + p_i) = N \cdot PE^{1/N} + \sum_{i=1}^N p_i$$

Optimal Number of Stages


For a given load,
and given input capacitance of the first gate
Find optimal number of stages and optimal sizing

$$D = N \cdot PE^{1/N} + \sum p_i$$

Remember: we can always add inverters to the end of the chain

The 'best effective fanout' $EF = PE^{1/\hat{N}}$ is still around 4
(3.6 with $\gamma=1$)

Example: Optimize Path



$$\begin{array}{llll} LE = 1 & LE = 5/3 & LE = 5/3 & LE = 1 \\ f = a & f = b/a & f = c/b & f = 5/c \end{array}$$

Electrical fanout, $F =$

$\prod LE =$

$PE =$

$EF/stage =$

$a =$

$b =$


$c =$

EECS141

Lecture #6

33

Example: Optimize Path



$$\begin{array}{llll} LE = 1 & LE = 5/3 & LE = 5/3 & LE = 1 \\ f = a & f = b/a & f = c/b & f = 5/c \end{array}$$

Electrical fanout, $F = 5$

$\prod LE = 1 \cdot (5/3) \cdot (5/3) \cdot 1 = (25/9)$

$PE = (\prod LE) \cdot F = (125/9)$

$EF/stage = (125/9)^{(1/4)} = 1.93$

$a = 1.93$

$b = 2.23$

$c = 2.59$

$5/c = 1.93$

$(5/3)c/b = 1.93$


$(5/3)b/a = 1.93$

EECS141

Lecture #6

34

Example – 8-Input AND



EECS141


Lecture #6

35

Add Branching Effort

Branching effort:

$$b = \frac{C_{on-path} + C_{off-path}}{C_{on-path}}$$




EECS141

Lecture #6

36

Branching Example 1



$$\begin{aligned}
 LE &= 1 \\
 FO &= 90/5 = 18 \\
 PE &= 18 \text{ (wrong!)} \\
 SE_1 &= (15+15)/5 = 6 \\
 SE_2 &= 90/15 = 6 \\
 PE &= 36, \text{ not } 18!
 \end{aligned}$$

Introduce new kind of effort to account for branching:

- **Branching Effort:** $b = \frac{C_{\text{on-path}} + C_{\text{off-path}}}{C_{\text{on-path}}}$

- **Path Branching Effort:** $B = \prod b_i$

Now we can compute the path effort:

- **Path Effort:** $PE = \prod LE \cdot FO \cdot B$

EECS141

Lecture #6

37

Branching Example 2

Select gate sizes y and z to minimize delay from A to B

Logical Effort: $LE = (4/3)^3$


Electrical Effort: $FO = C_{\text{out}}/C_{\text{in}} = 9$

Branching Effort: $B = 2 \cdot 3 = 6$

Path Effort: $PE = \prod LE \cdot FO \cdot B = 128$

Best Stage Effort: $SE = PE^{1/3} \approx 5$

Delay: $D = 3 \cdot 5 + 3 \cdot 2 = 21$



Work backward for sizes:

$$z = \frac{9C \cdot (4/3)}{5} = 2.4C$$

$$y = \frac{3z \cdot (4/3)}{5} = 1.9C$$

EECS141

Lecture #6

38

Method of Logical Effort

- ❑ Compute the path effort: $PE = (\Pi LE)BF$
- ❑ Find the best number of stages $N \sim \log_4 PE$
- ❑ Compute the effective fanout/stage $EF = PE^{1/N}$
- ❑ Sketch the path with this number of stages
- ❑ Work either from either end, find sizes:
$$C_{in} = C_{out} * LE / EF$$

Reference: Sutherland, Sproull, Harris, "Logical Effort, Morgan-Kaufmann 1999.