


In CIW window, type editor="kate"



From Library Manager, File->New->Cell View



Fill out the form like this




In the editor, write a code like below example

```
veriloga.va — Kate
    Edit View Projects Bookmarks Sessions Tools Settings Help
Documents
                  veriloga.va
                                           ×
     // VerilogA for ee288lib, ideal inv, veriloga
      `include "constants.vams"
      `include "disciplines.vams"
     module ideal inv(Z, VDD, A);
     output Z;
     input A;
     inout VDD:
     electrical Z, A, VDD;
     parameter real threshold = 0.5;
          analog begin
              if (V(A) >= threshold)
                   V(Z) <+ 0;
              else
                   V(Z) \leftarrow V(VDD);
          end
     endmodule
```


## **Running Simulation Using Verilog View**

Check the following test bench "ideal\_inv\_tb1" in ee288lib



## **Running Simulation Using Verilog View**

In ADL L window, choose Setup->Environment



## **Running Simulation Using Verilog View**

 Rearrange the Switch View List so that veriloga comes before schematic -> verloga view will be used in simulation

Environment Options ×	
Switch View List	spectre cmos_sch cmos.sch veriloga schematic
Stop View List	spectre
Parameter Range Checking File	
Print Comments	
userCmdLineOption	
Automatic output log	<b>⊻</b>
savestate(ss):	□ Y □ N
recover(rec):	□ Y □ N
Run with 64 bit binary	
Using colon as Term Delimiter	
	OK Cancel Defaults Apply Help