



## *EE141-Spring 2010 Digital Integrated Circuits*

### Lecture 11 Transistor Capacitors

EECS141

Lecture #11

1

## *Administrativa*


- ❑ HW 4 due on Friday
- ❑ No re-grades on MT1 after next Wednesday
- ❑ Project to be launched in week 7 – stay tuned

EECS141

Lecture #11

2

## Midterm 1



EECS141

Lecture #11

3

## MOS Capacitance




EECS141

Lecture #11

4

## MOS Capacitances



EECS141

Lecture #11

5

## Gate Capacitance


- Capacitance (per area) from gate across the oxide is  $W \cdot L \cdot C_{ox}$ , where  $C_{ox} = \epsilon_{ox} / t_{ox}$

EECS141


Lecture #11

6

## Gate Capacitance



$C_{gate}$  vs.  $V_{GS}$   
(with  $V_{DS} = 0$ )





$C_{gate}$  vs. operating region

EECS141

Lecture #11

7

## Gate Overlap Capacitance



$$C_O = C_{ox} \cdot x_d$$


$$\text{Off/Lin/Sat} \rightarrow C_{GSO} = C_{GDO} = C_O \cdot W$$

EECS141

Lecture #11

8

## Gate Fringe Capacitance



- $C_{OV}$  not just from metallurgic overlap – get fringing fields too
- Typical value:  $\sim 0.2 \text{ fF} \cdot W (\text{in } \mu\text{m}) / \text{edge}$


EECS141

Lecture #11

9

## Diffusion Capacitance

- Bottom
  - Area cap
  - $C_{\text{bottom}} = C_j \cdot L_S \cdot W$
- Sidewalls
  - Perimeter cap
  - $C_{\text{sw}} = C_{j\text{sw}} \cdot (2L_S + W)$
- GateEdge
  - $C_{\text{ge}} = C_{j\text{gate}} \cdot W$
  - Usually automatically included in the SPICE model




EECS141

Lecture #10

10

## Junction Capacitance (2)

- Junction caps are nonlinear
  - $C_J$  is a function of junction bias



- SPICE model equations:

- Area  $C_J = \text{area} \times C_{J0} / (1 + |V_{DB}|/\phi_B)^{m_j}$
- Perimeter  $C_J = \text{perim} \times C_{JSW} / (1 + |V_{DB}|/\phi_B)^{m_{jsw}}$
- Gate edge  $C_J = W \times C_{Jgate} / (1 + |V_{DB}|/\phi_B)^{m_{jswg}}$

- How do we deal with nonlinear capacitance?

EECS141

Lecture #10

11

## Linearizing the Junction Capacitance

Replace non-linear capacitance by  
**large-signal equivalent linear capacitance**  
 which displaces equal charge over voltage swing of interest

$$C_{eq} = \frac{\Delta Q_j}{\Delta V_D} = \frac{Q_j(V_{high}) - Q_j(V_{low})}{V_{high} - V_{low}} = K_{eq} C_{j0}$$

$$K_{eq} = \frac{-\phi_0^m}{(V_{high} - V_{low})(1 - m)} [(\phi_0 - V_{high})^{1-m} - (\phi_0 - V_{low})^{1-m}]$$

EECS141

Lecture #10

12

## Capacitance Model Summary

### □ Gate-Channel Capacitance

- $C_{GC} \approx 0$  ( $|V_{GS}| < |V_T|$ )
- $C_{GC} = C_{ox} \cdot W \cdot L_{eff}$  (Linear)
  - 50% G to S, 50% G to D
- $C_{GC} = (2/3) \cdot C_{ox} \cdot W \cdot L_{eff}$  (Saturation)
  - 100% G to S

### □ Gate Overlap Capacitance

- $C_{GSO} = C_{GDO} = C_O \cdot W$  (Always)

### □ Junction/Diffusion Capacitance

- $C_{diff} = C_j \cdot L_S \cdot W + C_{jsw} \cdot (2L_S + W) + C_{jg}W$  (Always)

## Capacitances in 0.25 $\mu\text{m}$ CMOS Process

	$C_{ox}$ (fF/ $\mu\text{m}^2$ )	$C_O$ (fF/ $\mu\text{m}$ )	$C_j$ (fF/ $\mu\text{m}^2$ )	$m_j$	$\phi_b$ (V)	$C_{jsw}$ (fF/ $\mu\text{m}$ )	$m_{jsw}$	$\phi_{dsw}$ (V)
NMOS	6	0.31	2	0.5	0.9	0.28	0.44	0.9
PMOS	6	0.27	1.9	0.48	0.9	0.22	0.32	0.9

## CMOS Inverter VTC




EECS141

Lecture #10

15

## The CMOS Inverter



EECS141

Lecture #10

16



## PMOS Load Lines


EECS141

Lecture #10

17

## PMOS Load Lines

- For DC VTC,  $I_{Dn} = I_{Dp}$ 
  - Graphically, looking for intersections of NMOS and PMOS IV characteristics
- To put IV curves on the same plot, PMOS IV is “flipped” since  $|V_{DSp}| = V_{DD} - V_{out}$ 
  - Also,  $|V_{GS p}| = V_{dd} - V_{in}$




EECS141

Lecture #10

18

## CMOS Inverter Load Characteristics




EECS141

Lecture #10

19

## CMOS Inverter VTC




EECS141

Lecture #10

20

## Switching Threshold as a Function of Transistor Ratio




EECS141

Lecture #10

21

## Switching Threshold as a Function of Transistor Ratio




EECS141

Lecture #10

22

## Determining $V_{IH}$ and $V_{IL}$

A simplified approach




EECS141

Lecture #10

23

## Gain as a function of VDD




EECS141

Lecture #10

24

## Impact of Sizing




EECS141

Lecture #10

25

## Impact of Process Variations




EECS141

Lecture #10

26

## Process Variations

Not all transistors are alike  
Impacts parameters such as reliability and performance




Define process corners: SS, FF, SF, FS

## CMOS Switching Delay



## MOS Transistor as a Switch


- Discharging a capacitor



$$i_D = i_D(v_{DS})$$

$$i_D = C \frac{dv_{DS}}{dt}$$

- We modeled this with:



$$t_p = \ln(2) RC$$

EECS141

Lecture #10

29

## MOS Transistor as a Switch

- ❑ Real transistors aren't exactly resistors
  - Look more like current sources in saturation
- ❑ Two questions:
  - Which region of IV curve determines delay?
  - How can that match up with the RC model?



EECS141

Lecture #10

30

## Transistor Discharging a Capacitor

- With a step input:



- Transistor is in (velocity) saturation during entire transition from  $V_{DD}$  to  $V_{DD}/2$


EECS141

Lecture #10

31

## Switching Delay

- In saturation, transistor basically acts like a current source:



$$V_{OUT} = V_{DD} - (I_{DSAT}/C)t \longrightarrow t_p = C(V_{DD}/2)/I_{DSAT}$$

EECS141

Lecture #10


32



## Defining $I_{DSAT}$

## Switching Delay (with Output Conductance)

- Including output conductance:




$$V_{OUT} = (V_{DD} + \lambda^{-1}) e^{-t/(C/\lambda I_{DSAT})} - \lambda^{-1}$$

- For “small”  $\lambda$ :

$$t_p \approx \frac{C(V_{DD}/2)}{(1 + \lambda V_{DD}) I_{DSAT}}$$

## RC Model

- Transistor current not linear on  $V_{OUT}$  – how is the RC model going to work?
- Look at waveforms:
- Voltage looks like a ramp for RC too



EECS141

Lecture #10

35

## Finding $R_{eq}$

- Match the delay of the RC model with the actual delay:

$$\frac{C(V_{DD}/2)}{(1 + \lambda V_{DD})I_{DSAT}} = \ln(2)R_{eq}C \quad \longrightarrow \quad R_{eq} = \frac{(V_{DD}/2)}{\ln(2)(1 + \lambda V_{DD})I_{DSAT}}$$

- Often just:

$$R_{eq} \approx \frac{1}{2 \cdot \ln(2)} \frac{V_{DD}}{I_{DSAT}}$$

- Note that the book uses a different method and gets  $0.75 \cdot V_{DD}/I_{DSAT}$  instead of  $\sim 0.72 \cdot V_{DD}/I_{DSAT}$ .

EECS141

Lecture #10

36


## *The Book's Method*

EECS141

Lecture #10

37

## *The Transistor as a Switch*



EECS141

Lecture #10

38

## *The Transistor as a Switch*

**Table 3.3** Equivalent resistance  $R_{eq}$  ( $W/L = 1$ ) of NMOS and PMOS transistors in 0.25  $\mu\text{m}$  CMOS process (with  $L = L_{min}$ ). For larger devices, divide  $R_{eq}$  by  $W/L$ .

$V_{DD}$ (V)	1	1.5	2	2.5
NMOS ( $k\Omega$ )	35	19	15	13
PMOS ( $k\Omega$ )	115	55	38	31