

1. Design of a 5-bit Adder – Description

Phase II of the project is the design of a 5-bit adder that generates the true and complimentary effective address bits that are fed to the decoder. The inputs to this adder are a 5-bit relative address, a 3-bit offset, and their compliments. The 3-bit offset ranges from decimal 0 to 7, while the relative address ranges from decimal 0 to 24 – in other words, it will never take on values corresponding to decimal 25 - 31. A schematic indicating the inputs and outputs of the adder is shown in the figure below.




Figure 1. 5-Bit Adder Block for Phase II

2. Implementation

There are many different adder topologies that are used in modern digital circuits, each with their own tradeoffs between power and performance. The main goal of this phase of the project is to familiarize you with the underlying structure of adders – in phase three of the project you will have all the freedom you'd like to explore various adder circuits and topologies. For this phase, you will be designing a ripple-carry adder out of full-adders and half-adders, which in turn will be built from static combinational logic blocks. As was in specified in the project phase 1 handout, the input capacitance of each of the adder inputs must be less than 5 fF.




Figure 2. 1-Bit Half Adder




Figure 3. 1-Bit Full Adder

We have provided a library of standard cells that you are free to use in constructing your adder. You can copy the standard cell library from the project directory `~ee141/project/adder_blocks/` using the same process outlined in phase I for each of the cells. The library includes many of the building blocks you are likely to need, including an XOR, XNOR, NAND2, NAND3, NOR2, NOR3, INV, and a full mirror adder (M_ADD).

The basic logic equations for half adders and full adders are shown below.

For a half adder:

$$\text{Sum} = A \oplus B$$

$$C_{\text{out}} = A \cdot B$$

For a full adder:

$$\text{Sum} = A \oplus B \oplus C_{\text{in}}$$

$$C_{\text{out}} = A \cdot B + B \cdot C_{\text{in}} + A \cdot C_{\text{in}}$$

It is up to you to assemble (in both schematics and LVS/DRC-clean layout) the half-adders and full-adders into the 5-bit adder using the given blocks (and whatever additional blocks you decide to design and lay out). Note that you are not required to optimize the gate sizes of your adder – i.e., you can simply use the standard cells to implement the required logic functions. However, you should use the cells as efficiently as possible in order to minimize the delay and power of the adder. For example, you shouldn't just cascade 5 of the full mirror adders since many of the inputs wouldn't be used, and you should make full use of the true and complement inputs to avoid adding inverters when you don't need to. If you find that you'd like to have a larger width than that used in the standard cells for one of the gates, you can achieve this by placing two or more of the cells in parallel with each other. Note that if you do decide to explore optimizing the adder's sizing, remember that the adder will be driving the inputs of the decoder, and in phase 3 you will be free to change the input capacitance of the decoder. In other words, you only need to maintain an input capacitance of 5fF on the `adder_rel` and `addr_off` pins, but not on `addr_eff` – thus, the loading on the outputs of your adder may not necessarily be 5fF.

3. Analysis and Simulation

Your primary goal in any IC design should be to ensure that the circuit you have designed functions as intended. Since the number of inputs to your adder is relatively small, we have

provided to you a SPICE deck (~ee141/project/adder_blocks/check.sp) that you will use to exhaustively check that the output of your adder is correct for all possible inputs. Please attend one of the discussion sessions for further instructions on how to use this deck to check your adder.

As you are assembling your adder, you should keep in mind which input pattern will result in the worst case delay, and thus you should optimize your design to minimize the delay in this case. Once you have finalized the assembly of your adder and identified which gates are on the critical path, you should hand analyze the delay of this path. You should then extract the layout of your adder, and simulate it with this worst case pattern to find the delay. For this phase we will assume that the decoder input capacitance remains 5fF, so you should remember to load the outputs of your adder with 5fF capacitors (in order to simulate the load from the decoder). If there are any major discrepancies between your analysis and the simulation, you should explain the reasons for this in your report.

4. Report

The quality of your report is as important as the quality of your design. Be sure to provide all relevant information and eliminate unnecessary material. **Organization, conciseness, and completeness are of paramount importance.** Do not repeat information we already know. Use the templates provided on the web page (Word and PDF formats). Make sure to fill in the cover page and use the correct units. Turn in the reports for each phase in the homework drop box. In addition, mail an electronic version of your final report and the poster as a Word or PDF file to ee141-project@bwrc.eecs.berkeley.edu. You will also be asked to provide your final netlist.

4.1 Report for Phase II

The organization of the report should be based on the following outline:

- Cover page: Names, calculated delay, simulated delay.
- Page 1: Schematic of the 5-bit adder with details of each of the blocks
- Page 2: Adder layout
- Page 3: Graph from the functionality check spice deck
- Page 4: Schematic showing the gates on the critical path and simulated delay.
- Page 5: Hand estimate of adder delay