

---

# EE223 Analog Integrated Circuits

## Fall 2018

### Lecture 2: Review of Basics

Prof. Sang-Soo Lee  
[sang-soo.lee@sjsu.edu](mailto:sang-soo.lee@sjsu.edu)  
ENG-259

# EE223 Cadence Lab

---

- ENG 289                      Code: 116 0656
- ISA:                          Ashley Hettick, [achettick@gmail.com](mailto:achettick@gmail.com)
- Lab Time:                  Tuesday                      6:00 – 8:00 PM  
                                    Wednesday                  3:45 – 5:45 PM
- ISA will help only Cadence setup & simulation related issues

# Agenda

---

- ❑ Review of Basics
- ❑ Circuit Facts
- ❑ Analog Design Philosophy
- ❑ Circuits to be covered in the class
- ❑ Device Types
  - ❑ Passive
  - ❑ Active

# Standard Prefixes for Multiples

Prefix	Symbol	Multiplying Factor
exa-	E	$10^{18} = 1,000,000,000,000,000,000$
peta-	P	$10^{15} = 1,000,000,000,000,000$
tera-	T	$10^{12} = 1,000,000,000,000$
giga-	G	$10^9 = 1,000,000,000$
mega-	M	$10^6 = 1,000,000$
kilo-	k	$10^3 = 1,000$
hecto-	h	$10^2 = 100$
deca-	da	$10 = 10$

# Standard Prefixes for Fractions

<b>deca-</b>	<b>da</b>	<b><math>10 = 10</math></b>
<b>deci-</b>	<b>d</b>	<b><math>10^{-1} = 0.1</math></b>
<b>centi-</b>	<b>c</b>	<b><math>10^{-2} = 0.01</math></b>
<b>milli-</b>	<b>m</b>	<b><math>10^{-3} = 0.001</math></b>
<b>micro-</b>	<b>μ</b>	<b><math>10^{-6} = 0.000,001</math></b>
<b>nano-</b>	<b>n</b>	<b><math>10^{-9} = 0.000,000,001</math></b>
<b>pico-</b>	<b>p</b>	<b><math>10^{-12} = 0.000,000,000,001</math></b>
<b>femto-</b>	<b>f</b>	<b><math>10^{-15} = 0.000,000,000,000,001</math></b>
<b>atto-</b>	<b>a</b>	<b><math>10^{-18} = 0.000,000,000,000,000,001</math></b>

## $\mu\text{m}, \text{nm}, \text{\AA}$

---


- $1 \mu\text{m} = 10^{-6} \text{ m}$   
 $= 10^3 \cdot 10^{-9} \text{ m}$   
 $= 1000 \text{ nm}$   
 $= 10000 \text{\AA}$
  
- $0.13 \mu\text{m} = 130 \text{ nm}$  technology
  - Minimum channel length:  $L = 0.13 \mu\text{m} = 130 \text{ nm} = 1300 \text{\AA}$
  - $T_{ox} \sim L / 50 = 130 \text{ nm} / 50 = 2.6 \text{ nm}$

# Things To Remember

- Speed of light
  - $C = 3 \times 10^8 \text{ m/s}$
  - $C = f \lambda = \text{frequency} \times \text{wavelength}$
- $1 \text{ ppm} = 10^{-6}$ 
  - $1000 \text{ ppm} = 10^{-3} = 0.001 = 0.1\%$
- $\epsilon_0 = 8.85 \times 10^{-12} \text{ F/m} = 8.85 \text{ aF/um}$ 
  - $\epsilon_{\text{si}} = 11.7$                        $\epsilon_{\text{ox}} = 3.97$                        $\epsilon_{\text{ni}} = 16$
- $k = 1.38 \times 10^{-23} \text{ J/K}$ ,  $q = 1.6 \times 10^{-19} \text{ C}$ 
  - $kT = 4 \times 10^{-21} \text{ Joule}$  at 300 K or  $4kT = 1.6 \times 10^{-20} \text{ Joule}$
  - $kT / q = 26 \text{ mV}$  at 300 K
  - Capacitor noise  $\sqrt{\frac{kT}{C}} = 64 \text{ } \mu\text{V}$  for 1pF
  - Resistor noise: Noise of 1 k $\Omega$  =  $4kTR/\text{Hz} \Rightarrow 4 \text{ nV} / \sqrt{\text{Hz}}$

# Things To Remember

- $C_{ox} = \epsilon / t_{ox}$  (capacitance per unit area)
  - $T_{ox} = 50 \text{ \AA} = 5 \text{ nm} \rightarrow C_{ox} = 3.9 \times 8.85 / 5 = 7 \text{ fF}/\mu\text{m}^2$
  - $T_{ox} = 10 \text{ \AA} = 1 \text{ nm} \rightarrow C_{ox} = 3.9 \times 8.85 / 1 = 35 \text{ fF}/\mu\text{m}^2$
- $R = \rho L / A = \rho L / (Wt) = (\rho/t) (L/W) = R_{sq} (L/W)$ 
  - If  $R_{sq} = 300 \text{ } \Omega / \text{sq}$  (resistance per unit area)
  - $L/W=10 \rightarrow R = 3 \text{ k}\Omega$
- Angular frequency  $\omega = 2\pi f = 1 / RC$ 
  - $R=1 \text{ k}\Omega, C=1\text{pF} \rightarrow f = 160 \text{ MHz}$
- Logarithmic relation:  $\log A B = \log A + \log B$ 
  - $\log 2 = 0.3$
  - $\log 4 = 2 \times \log 2 = 0.6$
- Cascade of gain stages
  - Total Gain  $A = A_1 \times A_2 \times A_3$
  - Input referred offset  $V_{os} = V_{os1} + V_{os2}/A_1 + V_{os3}/(A_1 A_2)$





# Things To Remember

---

- KVL & KCL

- Ohm's law

$$V = R I$$

$$Q = C V$$

- I-V relationship

Capacitor:  $I = C \, dV/dt \rightarrow \text{slew rate} = dV/dt = I / C$

Inductor:  $V = L \, di/dt$

- Power  $P = V I$

# Understanding Power

- $P = V I$
- Total power = Static power + Dynamic power + Leakage power
- Static power =  $V I$
- Dynamic power =  $\alpha C V^2 f$
- Leakage Types
  - junction leakage
  - gate leakage – watch out for this in 90nm technology and beyond
  - sub-threshold leakage: usually dominant leakage factor
  - Reducing leakage
    - Higher  $V_t$
    - 10% longer gate length reduces leakage by 35%
    - Doubling  $L$  reduces leakage by 3X

# Decibel

- Signal amplitude can vary orders of magnitude from very small to very large values
  - Use logarithm to handle large dynamic range
- $\text{dB} = 20 \log V$ 
  - If  $V = 100$ , then  $20 \log V = 20 \log 100 = 40 \text{ dB}$
  - $V_2 = 10 \times V_1 \rightarrow 20 \text{ dB increase}$
  - $0 \text{ dB} = 1$
  - $-3 \text{ dB} \rightarrow 10^{(-3/20)} = 0.7 \rightarrow 30\% \text{ drop in magnitude from } 0 \text{ dB}$
- $\text{dBm} = 10 \log (P/1\text{mW}) = 10 \log V^2/(0.001R)$ 
  - If  $R = 100 \text{ ohm}$ , then  $-160 \text{ dBm} = 3.26 \text{ nV}$
  - $0 \text{ dBm} = 1 \text{ mW}$
  - $V_2 = 10 \times V_1 \rightarrow 20 \text{ dBm increase}$

# More Things To Remember

- Transistor  $V_t$  mismatch  $A_{vt} = (1 \sim 2) \text{ mV} \cdot \mu\text{m per nm}$ 
  - $T_{ox} = 35 \text{ \AA} = 3.5 \text{ nm} \rightarrow A_{vt} = (3.5 \sim 7) \text{ mV} \cdot \mu\text{m}$
- $DR \text{ (ENOB)} = 6.02 N + 1.76$  in dB
  - 10 bit = 62 dB
  - 1V signal in 10 bit  $\rightarrow 1 \text{ LSB} = 1 \text{ mV}$
- Miller Effect:  $Y = C \cdot (1 - A)$ 
  - If  $A$  is large,  $C_{eff} \approx A \cdot C$
  - If  $A = 0.8$ ,  $C_{eff} = 0.2 C$



# Circuit Spec

---

- Power supplies
  - 1.0V for Core
  - 1.8V for I/O
  - Power dissipation requirement
  
- Temperature Range
  - Commercial: 0 °C ~ 70 °C
  - Industrial: -40 °C ~ 85 °C
  - Automotive: -40 °C ~ 125 °C
  - Military: -55 °C ~ 125 °C
  
- Signal
  - Frequency of operation
  - Voltage signal swing
  - Current driving capability
  - Linearity (Signal to Noise ratio, Dynamic range, ENOB)

# Process Variation

- Variations
  - Lot-to-Lot (L2L)
  - Wafer-to-Wafer (W2W)
  - Die-to-Die (D2D) or within-wafer (WIW)
  - Within-die (WID) or intra-die
- Process Corners
  - TT
  - SS
  - FF
  - SF
  - FS



Corner	Voltage	Temperature
F	1.98	0 °C
T	1.8	70 °C
S	1.62	125 °C

# PVT Variation

---

- Process Variation
  - TT
  - SS
  - FF
  - SF
  - FS
  
- Voltage (Power Supply) Variation
  - $\pm 10\%$  or  $\pm 5\%$
  
- Temperature Range
  - Commercial: 0 °C ~ 70 °C
  - Industrial: -40 °C ~ 85 °C
  - Automotive: -40 °C ~ 125 °C
  - Military: -55 °C ~ 125 °C


# Circuit Design Goal

---

- Meet all the spec required
- Minimize power dissipation
- Minimize circuit area
- Minimize design time
- Minimize re-spin of the design
  - Design review by team members
  - Cost implications
    - 1 or 2 day delay in tape-out
    - Mask re-spin
    - Production recall




# Generic Communication Diagram




- ❑ Serializer + Deserializer = Serdes
- ❑ Channel can be either Wireline or Wireless
- ❑ Transmitter and Receiver are in a single chip

# RF Transceiver



# Baseband Transceiver



# Basic Circuits

- Bandgap and Bias
- Amplifiers
- Comparators
- Sample & Hold
- References & Regulators

EE223

- Filters
- Oscillators
- PLL
- Integrators
- Data converters

Advanced Analog

EE288

EE230


EE227

# Circuit Facts

---

- **Structure**
  - Circuits consist of a bunch of semiconductor devices such as transistors, resistors, capacitors, and occasionally inductors
- **Maxwell's equation**
  - Circuit should obey KCL, KVL, and Ohm's law
- **Signal path**
  - High impedance node in the signal path creates a low frequency pole
  - Low impedance node in the signal path creates a high frequency pole
  - Inverting amplifier creates a right half plane zero
  - Non-inverting amplifier creates a left half plane zero

# Circuit Transfer Function




- Transfer function

$$H(s) = \frac{V_{out}(s)}{V_{in}(s)} = \frac{A (s - z_1) (s - z_2)}{(s - p_1) (s - p_2)}$$

Many circuit blocks can be approximated as second order system.

# Stability Consideration

- Two poles in the transfer function
  - Useful for checking stability of Amplifiers
  - Filter design
  - PLL design
- Bode Plot



- $f_u = A f_d$
- For 70 deg phase margin  
 $f_2 > 3f_u$

# Signal-to-Noise Ratio

- $\text{SNR} = P_{\text{sig}} / P_{\text{noise}}$ 
  - $\text{SNR} = 10 \log P_{\text{sig}} / (kT/C) = f(C)$ 
    - 1 bit  $\rightarrow$  6 dB  $\rightarrow$  4x increase in capacitor value for 6 dB
    - Keep bandwidth constant  $\sim 1/RC \sim gm/C$
    - Keep voltage constant:  $4 gm \rightarrow 4 \times I_D \rightarrow 4x$  Power
    - Thermal noise limited circuit:
      - Each additional bit quadruples power dissipation
      - Over design is very costly