



EE141-Spring 2010 Digital Integrated Circuits

Lecture 15
Pass-Transistor Logic
Layout of Complex Logic

EECS141

Lecture #15

1

Administrativa

- ❑ Hw 6 posted.
- ❑ Project phase 1 underway. Mail your group composition (list of names) to ee141@cory.eecs.berkeley.edu
- ❑ No lecture on Fr
 - Make-up on Tu March 16 at 3:30pm

EECS141

Lecture #15

2

Class Material

- Last lecture
 - Optimizing complex logic
 - Pass transistor logic
- Today's lecture
 - Pass transistor logic – continued
 - CMOS Layout
 - Pseudo-NMOS
- Reading (Ch 6)

EECS141

Lecture #15

3




Pass-Transistor Logic

EECS141

Lecture #13

4

Pass-Transistor Logic




- N transistors
- No static consumption

EECS141

Lecture #13

5

NMOS-Only Logic




EECS141

Lecture #13

6

NMOS Only Logic: Level Restoring Transistor




- Advantage: Full Swing
- Restorer adds capacitance, takes away pull down current at X
- Ratio problem

EECS141

Lecture #13

7

Restorer Sizing




- Upper limit on restorer size
- Pass-transistor pull-down can have several transistors in stack

EECS141

Lecture #13

8

Pass Transistor Logic LE




$$C_{gate B} =$$

$$R_{gate B} =$$

$$LE_B =$$

With level restore:



$$R_{gate B} =$$


$$LE_B =$$

EECS141


Lecture #13

9

Complementary Pass Transistor Logic



(a) Basic concept




(b) Example pass-transistor networks

EECS141

Lecture #13

10

CPL Level Restore



EECS141

Lecture #13

11


Solution 2: Transmission Gate

EECS141

Lecture #13

12

Resistance of Transmission Gate




EECS141

Lecture #13

13

Pass-Transistor Based Multiplexer




EECS141

Lecture #13

14


Transmission Gate XOR



EECS141

Lecture #13

15




CMOS Layout

EECS141

Lecture #13

16

Complex CMOS Gate



EECS141

Lecture #13

17

Cell Design

□ Standard Cells

- General purpose logic
- Used to synthesize RTL/HDL
- Same height, varying width

□ Datapath Cells


- For regular, structured designs (arithmetic)
- Includes some wiring in the cell

EECS141

Lecture #13

18

Standard Cell Methodology




EECS141


Lecture #13

19

Standard Cells – Then and Now



(a)




(b)

EECS141

Lecture #13

20

Standard Cell Layout Methodology – 1990s - Today




EECS141

Lecture #13

21

Standard Cells




EECS141

Lecture #13

22

Standard Cells




EECS141


Lecture #13

23

Standard Cells



2-input NAND gate




EECS141

Lecture #13

24

Stick Diagrams

Contains no dimensions
Represents relative positions of transistors




EECS141

Lecture #13

25

Two Versions of $C \cdot (A + B)$




EECS141

Lecture #13

26

Logic Graphs



EECS141


Lecture #13

27

Consistent Euler Path

A B C
Has PDN and PUN

B C A
Has PUN, but no PDN




EECS141

Lecture #13

28

OAI22 Logic Graph





EECS141

Lecture #13

29

Example: $x = ab + cd$

(a) Logic graphs for $\overline{ab+cd}$ (b) Euler Paths $\{a b c d\}$ (c) stick diagram for ordering $\{a b c d\}$


EECS141

Lecture #13


30

Multi-Fingered Transistors

One finger



Two fingers (folded)




Less diffusion capacitance



Ratioed Logic

Ratioed Logic



Goal: build gates faster/smaller than static complementary CMOS


EECS141

Lecture #13

33

Ratioed Logic LE

- Rising and falling delays aren't the same
 - Calculate LE for the two edges separately



- For tp_{LH} :



- $C_{gate} = WC_G$ $C_{inv} = (3/2)WC_G$ $LE_{LH} =$

EECS141

Lecture #13

34

Ratioed Logic LE (pull-down edge)





- What is LE for t_{pHL} ?
- Switch model would predict $R_{eff} = R_n || R_p$
 - Would that give the right answer for LE?

EECS141

Lecture #13

35

Response on Falling Edge



$$\tau = \frac{R_n \cdot R_p}{R_n + R_p} \cdot C$$

$$\frac{v_o(t)}{V_{DD}} = \frac{R_n}{R_n + R_p} + \left(1 - \frac{R_n}{R_n + R_p}\right) e^{-t/\tau}$$

- Time constant is smaller, but it takes more time to complete 50% V_{DD} transient (**arguably**)
 - R_p actually takes some current away from discharging C

EECS141

Lecture #13

36

Ratioed Logic Pull-down Delay

- Think in terms of the current driving C_{load}
- When you have a conflict between currents
 - Available current is the difference between the two
 - In pseudo-nMOS case:

$$R_{drive} = \frac{1}{1/R_n - 1/R_p} \longrightarrow R_{drive} = \frac{R_n}{1 - (R_n/R_p)}$$


- (Works because $R_p \gg R_n$ for good noise margin)

EECS141

Lecture #13

37

Ratioed Logic LE (pull-down edge)




- For t_{pHL} (assuming $R_{sqp} = 2R_{sqn}$):
 - $R_{gate} = R_n / (1 - R_n/R_p) = 2R_n$ $R_{inv} = R_n$
 - $C_{gate} = WC_G$ $C_{inv} = 3WC_G$
 - $LE_{HL} =$
- LE is lower than an inverter!
 - But have static power dissipation...

EECS141

Lecture #13

38

Improved Loads




Adaptive Load

EECS141

Lecture #13

39

Improved Loads (2)




Differential Cascode Voltage Switch Logic (DCVSL)

EECS141

Lecture #13

40

DCVSL Transient Response



EECS141

Lecture #13

41


DCVSL Example1: AND

EECS141

Lecture #13

42

DCVSL Example2



XOR/XNOR gate