



An SRAM Optimized Approach for Constant Memory Consumption and Ultra-fast Execution of ML Classifiers on TinyML Hardware

Bharath Sudharsan

A World Leading SFI Research Centre



















Edge Computing - Hardware View



ARM Cortex-M0 MCU based BLE beacon

Powerful CPU + basic GPU based SBCs (single board computers)

Edge gateway with GPUs and SSDs














Edge computing hardware: highly resource constrained -> high resource (left to right)

- MCUs and small CPUs: BLE beacons, smart bulbs, smart plugs, TV remotes, fitness bands
- SBCs: Raspberry Pis, BeagleBones, NVIDIA
 Jetsons, Latte Pandas, Intel NUCs, Google Coral
- GPU accelerated: AWS snowball, Digi gateways,
 Dell Edge Gateways for IoT, HPE Edgeline

 Why MCU? Roughly 50 billion MCU chips were shipped in 2020 (market estimates), which far exceeds other chips like GPUs & CPUs (only 100 million units sold)

Edge Computing - Hardware Spec





| Board | MCU & | Specification | | | | | |
|-------|---------------------------|---------------|------------|-------|-------|-------|----------|
| | Board Name | Bits | EEP ROM | SRAM | Flash | Clock | FP |
| | | | | | | (MHz) | |
| #1 | ATmega328P Arduino | 8 | 1kB | 2kB | 32kB | 16 | x |
| #2 | Pro Mini, Nano | 0 | | | | | |
| #3 | nRF52840 Adafruit Feather | 32 | - | 256kB | 1MB | 64 | ✓ |
| #4 | STM32f103c8 Blue Pill | 32 | - | 20kB | 128kB | 72 | Х |
| #5 | Adafruit HUZZAH32, | 32 | - | 520kB | 4MB | 240 | √ |
| #6 | Generic ESP32 | 32 | | | | | |
| #7 | ATSAMD21G18 | 32 | - | 32kB | 256kB | 48 | X |
| | Adafruit METRO | 32 | | | | | |
| #8 | ATmega2560 | 8 | 4kB | 8kB | 256kB | 16 | X |
| | Arduino Mega | 0 | | | | | |

Popular open-source MCU boards with specifications

- No file system. Lack Python support, only C, C++. Few hundred MHz clock speed. Low memory (SRAM, Flash). No multiple cores and parallel execution units
- Lack inbuilt hardware accelerators such as APU (Accelerated Processing Unit), KPU (convolution operation accelerator), FPU (Floating-point accelerator), and FFT (Fourier transform accelerator)

ML meets Edge Computing - TinyML



Visible Image









Sound

Battery-powered consumer electronics




















IoT Sensors





- Running ML models on MCUs is ultra-low-power machine learning. Also known as TinyML
 - **Audio: always**-on ML inference for context recognition, spot keywords/wake-words/controlwords
 - **Industry telemetry**: models deployed on MCUs monitor IMUs, motor bearing vibrations, or other sensors to detect anomalies and predict equipment faults
 - **Image**: object counting, text recognition, visual wake words
 - **Physiological/behavior**: activity recognition using IMU or EMG data

TinyML Practitioners






 Professional Certificate in TinyML

TinyMLPerf

Who are practicing TinyML - executing ML models on their MCU-based products

Proposed Approach





- Generic End-to-end design flow:
 - Step1: Users can take a pre-trained model or train their own custom classifier model
 - ✓ Step2: Port the given classifiers to its MCU executable C version using the SRAM optimized approach
 - ✓ Step3: Stitch generated C classifier with the IoT use-case application using SRAM optimized approach
 - ✓ Step4: Efficiently execute models on MCUs, small CPUs of IoT devices using SRAM optimized approach

Porting classifier models to plain C



- Proposed porting method
 - ✓ Produces C version DTs which does not depend on the SRAM during execution
 - ✓ How? by trading with the larger flash memory.
 - ✓ In other words, we propose to sacrifice flash memory in favor of the limited SRAM since it is the scarcest resource in the majority MCUs
- Since our method does not allocate any variables, 0 bytes of SRAM will be consumed to execute the C version of the ported classifier to produce inference results

Porting classifier models to plain C



Step1: We train a Random Forest (RF) classifier model using Iris Flowers dataset

- ✓ Step2: The shown .h RF model was exported using our SRAM optimized approach
- ✓ It contains a function named *predict* (red box) that links RF model with the main IoT application

We create a .h dataset file that supplies data during the onboard inference

- ✓ The Iris Flowers dataset is stored in this .h file
- ✓ All dataset rows with its labels are written in this file

```
Labels int y[DATASET_SIZE] = { 1 , 0 , 0 , 0 , 1
```

Executing ported classifiers on MCUs



• **Step3**: We first load .h model and .h dataset file into the IoT use-case application

```
#include "RF_Iris.h"
#include "Iris_flowers_test.h"
```

• **Step4**: We then pass data to *predict* function inside the .h model file to obtain inference results

```
Serial.print("The Predicted values are: ");
int start1 = millis();

for (int i = 0; i < DATASET_SIZE; i++)
{
    Serial.print(clf.predict(X[i]));
}</pre>
```


Experiment Setup



7 popular MCU boards and 5 CPU devices. 7 datasets of varying feature dimensions and class counts


TABLE I
DATASETS, HARDWARE CHOSEN TO EVALUATE THE SRAM OPTIMIZED APPROACH.

| | Name for the Property of the country | | | | | | |
|-------------|---------------------------------------|----------------------------|----------------------------------|--|--|--|--|
| | Name: feature dimension, class counts | | | | | | |
| | Iris Flowers [48]: 4, 3 | | Banknote Auth [49]: 5, 2 | | | | |
| Datasets | H | eart Disease [50]: 13, 2 | Haberman's Survival [51]: 3, 2 | | | | |
| | Breast Cancer [52]: 30, 2 | | Titanic [53]: 11, 2 | | | | |
| | MNIST Digits [54]: 64, 10 | | | | | | |
| | MCU# | Name | Specs: flash, SRAM, clock | | | | |
| | 1 | ATmega328P, Arduino Nano | 32kB, 8kB, 16MHz | | | | |
| | 2 | nRF52840, Adafruit Feather | 1MB, 256kB, 64MHz | | | | |
| | 3 | STM32f10, Blue Pill | 128kB, 20kB, 72MHz | | | | |
| | 4 | Generic ESP32 | 4MB, 520kB, 240MHz | | | | |
| MCU boards | 5 | ATSAMD21, Adafruit Metro | 256kB, 32kB, 48MHz | | | | |
| | 6 | ATmega2560, Arduino Mega | 256kB, 8kB, 16MHz | | | | |
| | 7 | ESP-01S, ESP8266 | 1MB, 32kB, 80MHz | | | | |
| | CPU# | Name | Basic specs | | | | |
| | 1 | Laptop | Intel Core i7, W10, 1.9GHz | | | | |
| | 2 | NVIDIA Jetson Nano | Ubuntu,128-core GPU, 1.4GHz | | | | |
| CPU devices | 3 | Laptop | Intel Core i5, W10, 1.6GHz | | | | |
| | 4 | Laptop | Intel Core i7, Ubuntu, 2.4GHz | | | | |
| | 5 | Raspberry Pi 4 | ARM Cortex-A72, Raspbian, 2.4GHz | | | | |



Results - Inference Performance






- Time taken by each MCU to perform unit inference and inference for 100 samples for each of the 14 models
 - ✓ All the MCUs performed unit inference in < 1 ms
 - √ 8-bit Atmega328P MCU1 performed faster unit inference than Jetson Nano and Raspberry Pi 4
 - ✓ ESP32 (MCU 4) inferred for 100 samples in 7 ms, only 5 ms slower than 200 times more costly CPUs 3 & 4
 - ✓ MCUs 1,5 & 6 show logarithmic growth. Fast MCUs 2, 3, 4 & 7 show time growth only for Cancer and Digits

Results - SRAM and Flash usage






- Memory consumed by MCUs to execute various datasets trained DT and RF classifiers
 - ✓ MCU 7 has 31 times more Flash than available 8 kB SRAM. Our approach do not store model-related parameters in variables, so the ported models do not consume SRAM. Instead, it sacrifices larger Flash
 - ✓ RF classifier trained using Digits dataset (64 features and 10 classes) has the largest model size after porting (so it occupies more Flash memory). But it consumes the same amount of SRAM as other classifiers produced by training using smaller datasets like Iris Flowers (4 features and 3 classes)

Results Comparison





- Inference speedups achieved in comparison with popular m2cgen, sklearn-porter, emlearn libraries
 - √ 1-4x times faster inference
 - More resource-constrained MCUs 1 & 7 achieved higher speedups than others
 - ✓ No SRAM overflows and crashes
 - Eliminated debugging and code fine tuning steps
 - ✓ No additional files (eml_trees.h) dependency

Summary



- SRAM optimized approach: End-to-end porting, stitching and execution of ML classifier models on MCU based resource-constrained IoT devices
 - ✓ **Resource-friendly**: Consumes 0 bytes of SRAM during onboard classifier execution
 - ✓ Compatibility: Applicable to variety of DT and RF classifiers, MCUs and small CPUs
 - ✓ **Ultra-fast classifications:** 1-4 x times faster than state-of-the-art libraries
 - ✓ Performance guarantee: Same support, macro avg, F1 score, etc. as original models before porting







Contact: Bharath Sudharsan

Email: bharath.sudharsan@insight-centre.org

www.confirm.ie

