

Electronic Design Automation

Project 2

Presented to:

Prof. Mohamed Dessouky

By:

Muhammad Tamer Bassiony

muhammadbassiony@gmail.com

17P6044

CESS

Contents

Introduction.....	3
FSM Synthesis.....	4
Boolean network optimization.....	5
Library Mapping.....	6
Netlist visualization.....	7
-a.....	7
-j	8
-m	9
-o	10
-r	11
Netlist checking	12
Delay Simulation	13
Scan-path insertion (DFT)	15
Netlist after Scan Path Insertion	15
Scan-path Simulation	16
Appendix.....	18
MakeFile	18
Path file.....	25
References	26

Introduction

In this project we continue on our progress from project 1 and explore the next step in IC design; synthesis of our design.

FSM Synthesis

SYF transforms an abstract FSM description in VHDL (.fsm) to a dataflow VHDL description (.vbe), while choosing a state encoding algorithm.

Encodings used:

- -a Asp
- -j Jedi
- -m Mustang
- -o One-hot encoding
- -r Random encoding

Boolean network optimization

- Logic Optimization (Technology Independent)
- Starting point: Transform equations to Boolean equations.
- Two-level logic reduction
- Multi-level logic optimization
- Area estimated by number of literals
- Delay estimated by path length.

Encoding	-a	-j	-m	-o	-r
Literals Before	59	61	61	47	61
Literals After	34	34	38	29	38

Library Mapping



- Produces a gate-level netlist from an input behavioral VHDL.
- Handles only logic functions generated by boom.
- Uses only low-driving capability gates
- Recognizes cell characteristics from the .vbe generics.

Encoding	-a	-j	-m	-o	-r
Delay Before	2256 ps	2453 ps	2460 ps	1253 ps	2444 ps
Delay After	2213 ps	2358 ps	2379 ps	1251 ps	2398 ps
Area Before	45750 lamda ²	44250 lamda ²	44250 lamda ²	53500 lamda ²	47500 lamda ²
Area After	46250 lamda ²	47500 lamda ²	46500 lamda ²	53500 lamda ²	48750 lamda ²



The chosen implementation is the -o one hot encoding implementation, due to its much lower delay, almost by half and while it has a larger area than the rest, it is not much greater.

Netlist visualization



-a





-j





-m



-0



-r



The critical path is always highlighted in red in the second visualization for all encodings.

Netlist checking

From this point we will only proceed with the chosen one hot encoding.


Proof output:

```

6      ee    eee    ee    ee    ee    ee    eeeeeeee
7      eeeeee    ee    ee    ee    ee    ee    ee
8      ee       ee    ee    ee    ee    ee    ee
9      ee       ee    ee    ee    ee    ee    ee
10     ee       ee    ee    ee    ee    ee    ee
11     ee       ee    ee    ee    ee    ee    ee
12     eeeeeee   eeeee   eee    eee    eeeeeee
13
14                                     Formal Proof
15
16     Alliance CAD System 5.0 20090901, proof 5.0
17     Copyright (c) 1990-2019, ASIM/LIP6/UPMC
18     E-mail : alliance-users@asim.lip6.fr
19
20 ===== Environment =====
21 MBK_WORK_LIB = .
22 MBK_CATA_LIB = ../usr/lib64/alliance/cells/sxlib:/usr/lib64/alliance/cells/dp
23 ===== Files, Options and Parameters =====
24 First VHDL file = seq_detector.vbe
25 Second VHDL file = seqdet_o_b_l_net.vbe
26 The auxiliary signals are erased
27 Errors are displayed
28 =====
29
30 Compiling 'seq_detector' ...
31 Compiling 'seqdet_o_b_l_net' ...
32 ---> final number of nodes = 47(36)
33
34 Running Abl2Bdd on `seqdet_o_b_l_net`
35 -----
36 |         | Formal proof with Ordered Binary Decision Diagrams between
37 |         |
38 |         | './seq_detector' and './seqdet_o_b_l_net'
39 |         | -----
40 |=====| PRIMARY OUTPUT |=====|
41 |=====| AUXILIARY SIGNAL |=====|
42 |=====| REGISTER SIGNAL |=====|
43 |=====| EXTERNAL BUS |=====|
44 |=====| INTERNAL BUS |=====|
45 |         |
46 |         | Formal Proof : OK
47 |         |
48 ppppppppppppppppppppppppprrrrrrrrrrrrroooooooooooooooooooooooooooooo ffffffff ffffff

```

Delay Simulation




out_bit and term_bit correspond to the behavioral model (waveforms in blue) and out_bit2 and term_bit 2 correspond to the structural model (waveforms in yellow)


we can start seeing the delay starting at around 125ns as there is a noticeable difference between the 2 output bits. We can also notice the delay again at around 325ns.

Likewise, the termination bit signal from the structural model ends earlier than the behavioral model. Even the spikes are larger in the structural model.

Netlist after Scan Path Insertion



Scan-path Simulation



The output of the scan netlist corresponds with our expectations and aligns with the other outputs.

Appendix

MakeFile

```
#-----prj2-----#
```

```
all: seq_detector.vbe \  
    seq_detectorj.vbe \  
    seq_detectorm.vbe \  
    seq_detectoro.vbe \  
    seq_detectorr.vbe  
    @echo "<-- Generated"
```

```
#-----Finite State Machine Synthesis-----#
```

```
vhd_to_fsm:  
    rename .vhd .fsm *.vhd
```

```
seq_detector.vbe: seq_detector.fsm  
    @echo "    Encoding Synthesis -> prj2_a.vbe"  
    syf -CEV -a seq_detector
```

```
seq_detectorj.vbe: seq_detector.fsm  
    @echo "    Encoding Synthesis -> sdetj.vbe"  
    syf -CEV -j seq_detector
```

seq_detectorm.vbe: seq_detector.fsm

@echo " Encoding Synthesis -> sdetm.vbe"

syf -CEV -m seq_detector

seq_detectoro.vbe: seq_detector.fsm

@echo " Encoding Synthesis -> sdeto.vbe"

syf -CEV -o seq_detector

seq_detectorr.vbe: seq_detector.fsm

@echo " Encoding Synthesis -> sdetr.vbe"

syf -CEV -r seq_detector

#-----Clean Up-----#

clean :

rm -f *.vbe *.enc *~

@echo "Erase all the files generated by the makefile"

#-----Boom-----#

boom_all: seqdet_a_b.vbe \

seqdet_j_b.vbe \

seqdet_m_b.vbe \

seqdet_o_b.vbe \

seqdet_r_b.vbe

seqdet_a_b.vbe: seq_detectora.vbe

boom -V -d 50 seq_detectora seqdet_a_b > seqdet_a_boom.out

seqdet_j_b.vbe: seq_detectorj.vbe

boom -V -d 50 seq_detectorj seqdet_j_b > seqdet_j_boom.out

seqdet_m_b.vbe: seq_detectorm.vbe

boom -V -d 50 seq_detectorm seqdet_m_b > seqdet_m_boom.out

seqdet_o_b.vbe: seq_detectoro.vbe

boom -V -d 50 seq_detectoro seqdet_o_b > seqdet_o_boom.out

seqdet_r_b.vbe: seq_detectorrr.vbe

boom -V -d 50 seq_detectorrr seqdet_r_b > seqdet_r_boom.out

#-----boog-----#

boog_all: seqdet_a_b.vst \

seqdet_j_b.vst \

seqdet_m_b.vst \

seqdet_o_b.vst \

seqdet_r_b.vst

seqdet_a_b.vst : seq_detectora.vbe paramfile.lax

boog -x 1 -l paramfile seq_detectora > seqdet_a_boog.out

seqdet_j_b.vst : seq_detectorj.vbe paramfile.lax

boog -x 1 -l paramfile seq_detectorj > seqdet_j_boog.out

seqdet_m_b.vst : seq_detectorm.vbe paramfile.lax

boog -x 1 -l paramfile seq_detectorm > seqdet_m_boog.out

seqdet_o_b.vst : seq_detectoro.vbe paramfile.lax

boog -x 1 -l paramfile seq_detectoro > seqdet_o_boog.out

seqdet_r_b.vst : seq_detectorrr.vbe paramfile.lax

boog -x 1 -l paramfile seq_detectorrr > seqdet_r_boog.out

#-----loon-----#

loon_all: seqdet_a_b.l.vst \

seqdet_j_b.l.vst \

seqdet_m_b.l.vst \

seqdet_o_b.l.vst \

seqdet_r_b.l.vst

seqdet_a_b_l.vst: seq_detectora.vst paramfile.lax

 loon -x 1 seq_detectora seqdet_a_b_l paramfile >
seqdet_a_bl_loon.out

seqdet_j_b_l.vst: seq_detectorj.vst paramfile.lax

 loon -x 1 seq_detectorj seqdet_j_b_l paramfile >
seqdet_j_bl_loon.out

seqdet_m_b_l.vst: seq_detectorm.vst paramfile.lax

 loon -x 1 seq_detectorm seqdet_m_b_l paramfile >
seqdet_m_bl_loon.out

seqdet_o_b_l.vst: seq_detectoro.vst paramfile.lax

 loon -x 1 seq_detectoro seqdet_o_b_l paramfile >
seqdet_o_bl_loon.out

seqdet_r_b_l.vst: seq_detectorrr.vst paramfile.lax

 loon -x 1 seq_detectorrr seqdet_r_b_l paramfile >
seqdet_r_bl_loon.out

#-----loon2-----#

loon2_all: seqdet_a_b_l2.vst \

seqdet_j_b_l2.vst \
seqdet_m_b_l2.vst \
seqdet_o_b_l2.vst \
seqdet_r_b_l2.vst

seqdet_a_b_l2.vst: seq_detectora.vst paramfile.lax

loon -x 0 seq_detectora seqdet_a_b_l2 paramfile >
seqdet_a_bl2_loon.out

seqdet_j_b_l2.vst: seq_detectorj.vst paramfile.lax

loon -x 0 seq_detectorj seqdet_j_b_l2 paramfile >
seqdet_j_bl2_loon.out

seqdet_m_b_l2.vst: seq_detectorm.vst paramfile.lax

loon -x 0 seq_detectorm seqdet_m_b_l2 paramfile >
seqdet_m_bl2_loon.out

seqdet_o_b_l2.vst: seq_detectoro.vst paramfile.lax

loon -x 0 seq_detectoro seqdet_o_b_l2 paramfile >
seqdet_o_bl2_loon.out

seqdet_r_b_l2.vst: seq_detectorrr.vst paramfile.lax

loon -x 0 seq_detectorrr seqdet_r_b_l2 paramfile >
seqdet_r_bl2_loon.out

#-----flatbeh and proof-----#

seqdet_o_b_l_net.vbe: seqdet_o_b_l.vst seq_detector.vbe

flatbeh seqdet_o_b_l seqdet_o_b_l_net >
seqdet_o_b_l_net_flatbeh.out

proof -d seq_detector seqdet_o_b_l_net > seqdet_o_proof.out

Path file

BEGIN_PATH_REG

seq_detector_cs_0_ins

seq_detector_cs_1_ins

seq_detector_cs_2_ins

seq_detector_cs_3_ins

seq_detector_cs_4_ins

seq_detector_cs_5_ins

END_PATH_REG

BEGIN_CONNECTOR

SCAN_IN scanin

SCAN_OUT scanout

SCAN_TEST test

END_CONNECTOR

References

- Lecture slides