Electronic Design Automation

Project 3

Presented to:
Prof. Mohamed Dessouky

By:
Muhammad Tamer Bassiony
muhammadbassiony@gmail.com
17P6044
CESS


Contents

Introduction	3
FloorPlanning	4
Placement	5
Routing	6
Post-Layout Verification	7
Layout-vs-Schematics (LVS)	7
Design-Rule Checking (DRC)	8
Symbolic-to-Real Conversion	9
References	10

Introduction

This is the final step in our chip, and it is the physical synthesis. We will continue our work from the previous project and by the end we will obtain a ready-for-production chip layout.

FloorPlanning



Placement



Routing



Post-Layout Verification

Layout-vs-Schematics (LVS)


Output:

```
> cougar -v seqdet o b 1 scan > cougar seqdet o b 1 scan.out
[alliance@localhost ~]$ lvx vst al seqdet o b l scan seqdet o b l scan -f
                      999999
                                 9999
                                        000 0000
                                                   0000
                                        @
                        @ @
                                  <u>@</u>@
                                            <u>@</u> @
                                         @
                                             9.9
                        9.9
                                 9.9
                                  @ @
                                              @@ @
                       രമ
                       9.9
                                  9.9
                                       @
                                  @ @
                       @ @
                                   @@ @
                                    999
                       <u>@</u>@
                       9.9
                                    999
                       99
                                             @
                                                   9.9
                                     @
                      9999999999
                                     @
                                            999
                                                   0000
                           Gate Netlist Comparator
                  Alliance CAD System 5.0 20090901,
                  Copyright (c) 1992-2019,
                                            ASIM/LIP6/UPMC
                  E-mail
                              : alliance-users@asim.lip6.fr
***** Loading and flattening seqdet o b l scan (vst)...
***** Loading and flattening seqdet o b l scan (al)...
**** Compare Terminals .....
**** O.K. (0 sec)
***** Compare Instances ......
**** O.K. (0 sec)
***** Compare Connections ......
**** O.K. (0 sec)
==== Terminals ..... 10
==== Instances ..... 29
===== Connectors ...... 171
**** Netlists are Identical. **** (0 sec)
```

Design-Rule Checking (DRC)

```
Merge Error Instances:
instructionCourante : 000ENENESES
End DRC on: seqdet o b 1 scan
Saving the Error file figure
Done
4768
                                                                                                                                         Create Ring : seqdet o_b_l_scan_rng Merge Errorfiles:
                                                                                                                                                                                                                      Flatten DRC on: seqdet_o_b_1_scan
Delete MBK figure : seqdet_o_b_1_scan
Load Flatten Rules : ./techno-symb.rds
                                                                                                                                                                                       Unify : seqdet_o_b_l_scan
Some errors have been detected, see file: seqdet_o_b_1_scan.drc for detailled
                                                                                                                                                                                                                                                                                   Alliance CAD System 5.0 20090901, druc 5.0 Copyright (c) 1993-2019, ASIM/LIP6/UPMC E-mail : alliance-users@asim.lip6.fr
                                                                                                                                                                                                                                                                                                                                                  Design Rule Checker
                                                                                                                                                                                                                                                                                                                                                                                                                 ම ම
ම ම
ම ම
ම ම
ම ම
                                                                                                                                                                                                                                                                                                                                                                                ବ
ଡ
ଡବ
ଚବର ବର୍ଷ
```

Symbolic-to-Real Conversion



References

- Lectures
- Project description