#### **Electronic Design Automation**

# Project 2

Presented to:
Prof. Mohamed Dessouky

By:
Muhammad Tamer Bassiony
muhammadbassiony@gmail.com
17P6044
CESS

#### Contents

Introduction	3
FSM Synthesis	4
Boolean network optimization	5
Library Mapping	6
Netlist visualization	7
-a	7
-j	8
-m	9
-0	10
-r	11
Netlist checking	12
Delay Simulation	13
Scan-path insertion (DFT)	15
Netlist after Scan Path Insertion	15
Scan-path Simulation	16
Appendix	18
MakeFile	18
Path file	25
Poforoncos	26

### Introduction

In this project we continue on our progress from project 1 and explore the next step in IC design; synthesis of our design.

## **FSM Synthesis**

SYF transforms an abstract FSM description in VHDL (.fsm) to a dataflow VHDL description (.vbe), while choosing a state encoding algorithm.

#### Encodings used:

- -a Asp
- -j Jedi
- -m Mustang
- -o One-hot encoding
- -r Random encoding

### Boolean network optimization

- Logic Optimization (Technology Independent)
- Starting point: Transform equations to Boolean equations.
- Two-level logic reduction
- Multi-level logic optimization
- Area estimated by number of literals
- Delay estimated by path length.

Encoding	-a	-j	-m	-0	-r
Literals Before	59	61	61	47	61
Literals After	34	34	38	29	38

#### **Library Mapping**


- Produces a gate-level netlistfrom an input behavioral VHDL.
- Handles only logic functions generated by boom.
- Uses only low-driving capability gates
- Recognizes cell characteristics from the .vbegenerics.

Encoding	-a	-j	-m	-0	-r
Delay Before	2256 ps	2453 ps	2460 ps	1253 ps	2444 ps
Delay After	2213 ps	2358 ps	2379 ps	1251 ps	2398 ps
Area	45750	44250	44250	53500	47500
Before	lamda²	lamda²	lamda²	lamda²	lamda²
Area After	46250 lamda²	47500 lamda²	46500 lamda²	53500 lamda²	48750 lamda²


The chosen implementation is the -o one hot encoding implementation, due to its much lower delay, almost by half and while it has a larger area than the rest, it is not much greater.


#### **Netlist visualization**


-a


























The critical path is always highlighted in red in the second visualization for all encodings.


#### **Netlist checking**

From this point we will only proceed with the chosen one hot encoding. Proof output:

```
00
                       00 00 00
                                00 00
                                       00 00000000
                                00 00
                                       00
                99999
                          00 00
                       മെ
                          @ @
@ @
8
                @ @
                       <u>@@</u>
                                 00 00
                                        @ @
                                            9.9
                00
                       0.0
                                 00 00
                                        0.0
                           99 99 99
99 99 99
99 99 99
                                 99 99
                                        00 00
                       @ @
                ര ര
11
                00
                       9.9
              000000
                                     000
                             000
                                           000000
                      0000
                          Formal Proof
14
                Alliance CAD System 5.0 20090901, proof 5.0
16
17
                 Copyright (c) 1990-2019, ASIM/LIP6/UPMC
18
                         : alliance-users@asim.lip6.fr
19
      ----- Environment -----
   MBK_WORK_LIB = .

MBK_CATA_LIB = .:/usr/lib64/alliance/cells/sxlib:/usr/lib64/alliance/cells/dr
21
22
              ----- Files, Options and Parameters ----
   First VHDL file = seq_detectoro.vbe
Second VHDL file = seq_det_o_b_l_net.vbe
2.5
   The auxiliary signals are erased
27
   Errors are displayed
30
   Compiling 'seq_detectoro' ...
   Compiling 'segdet o b l net' ...
   ---> final number of nodes = 47(36)
   Running Abl2Bdd on `seqdet_o_b_l_net`
34
35
            Formal proof with Ordered Binary Decision Diagrams between
36
37
            './seq_detectoro' and './seqdet_o_b_l_net'
   ______
39
40
   PRIMARY OUTPUT -----
   ----- AUXILIARY SIGNAL -----
41
42
     ----- REGISTER SIGNAL ------
43
   44
            ----- INTERNAL BUS -----
45
46
                       Formal Proof : OK
```

## **Delay Simulation**




out\_bit and term\_bit correspond to the behavioral model (waveforms in blue) and out\_bit2 and term\_bit 2 correspond to the structural model (waveforms in yellow)

we can start seeing the delay starting at around 125ns as there is a noticeable difference between the 2 output bits. We can also notice the delay again at around 325ns.


Likewise, the termination bit signal from the structural model ends earlier than the behavioral model. Even the spikes are larger in the structural model.

## Scan-path insertion (DFT)

#### **Netlist after Scan Path Insertion**



## Scan-path Simulation



The output of the scan netlist corresponds with our expectations and aligns with the other outputs.

### **Appendix**

#### MakeFile

```
#-----#
all: seq_detectora.vbe \
  seq_detectorj.vbe \
  seq detectorm.vbe \
  seq_detectoro.vbe \
  seq_detectorr.vbe
       @echo "<-- Generated"
#-----#
vhd_to_fsm:
     rename .vhd .fsm *.vhd
seq_detectora.vbe: seq_detector.fsm
     @echo " Encoding Synthesis -> prj2 a.vbe"
     syf -CEV -a seq_detector
seq_detectorj.vbe: seq_detector.fsm
     @echo " Encoding Synthesis -> sdetj.vbe"
     syf -CEV -j seq detector
```

```
seq_detectorm.vbe: seq_detector.fsm
     @echo " Encoding Synthesis -> sdetm.vbe"
     syf -CEV -m seq_detector
seq_detectoro.vbe: seq_detector.fsm
     @echo " Encoding Synthesis -> sdeto.vbe"
     syf -CEV -o seq_detector
seq_detectorr.vbe: seq_detector.fsm
     @echo " Encoding Synthesis -> sdetr.vbe"
     syf -CEV -r seq_detector
#-----#
clean:
     rm -f *.vbe *.enc *~
     @echo "Erase all the files generated by the makefile"
#-----#
boom all: seqdet a b.vbe \
     seqdet_j_b.vbe \
     seqdet_m_b.vbe \
     segdet o b.vbe \
```

```
seqdet_r_b.vbe
```

```
segdet a b.vbe: seg detectora.vbe
     boom -V -d 50 seq detectora seqdet a b > seqdet a boom.out
seqdet_j_b.vbe: seq_detectorj.vbe
     boom -V -d 50 seq detector j sequet j b > sequet j boom.out
seqdet_m_b.vbe: seq_detectorm.vbe
     boom -V -d 50 seq_detectorm seqdet_m_b > seqdet_m_boom.out
segdet o b.vbe: seg detectoro.vbe
     boom -V -d 50 seg detectoro segdet o b > segdet o boom.out
seqdet_r_b.vbe: seq_detectorr.vbe
     boom -V -d 50 seq detectorr seqdet r b > seqdet r boom.out
#-----#
boog all: seqdet a b.vst \
     seqdet_j_b.vst \
     seqdet_m_b.vst \
     segdet o b.vst \
```

```
segdet a b.vst:seg detectora.vbe paramfile.lax
     boog -x 1 -l paramfile seq detectora > seqdet a boog.out
seqdet_j_b.vst : seq_detectorj.vbe paramfile.lax
     boog -x 1 -l paramfile seq_detectorj > seqdet_j_boog.out
segdet m b.vst : seg detectorm.vbe paramfile.lax
     boog -x 1 -l paramfile seq detectorm > seqdet m boog.out
seqdet_o_b.vst : seq_detectoro.vbe paramfile.lax
     boog -x 1 -l paramfile seq detectoro > seqdet o boog.out
segdet r b.vst : seg detectorr.vbe paramfile.lax
     boog -x 1 -l paramfile seq_detectorr > seqdet_r_boog.out
#-----#
loon_all: seqdet_a_b_l.vst \
     segdet j b l.vst \
     segdet m b l.vst \
     seqdet_o_b_l.vst \
```

seqdet r b.vst

seqdet\_r\_b\_l.vst

```
seqdet_a_b_l.vst: seq_detectora.vst paramfile.lax
     loon -x 1 seq detectora segdet a b | paramfile >
seqdet_a_bl_loon.out
seqdet_j_b_l.vst: seq_detectorj.vst paramfile.lax
     loon -x 1 seq detector j seqdet j b l paramfile >
seqdet_j_bl_loon.out
segdet m b l.vst: seg detectorm.vst paramfile.lax
     loon -x 1 seq_detectorm seqdet_m_b_l paramfile >
segdet m bl loon.out
seqdet_o_b_l.vst: seq_detectoro.vst paramfile.lax
     loon -x 1 seq detectoro segdet o b | paramfile >
seqdet_o_bl_loon.out
seqdet_r_b_l.vst: seq_detectorr.vst paramfile.lax
     loon -x 1 seq detectorr seqdet r b | paramfile >
seqdet_r_bl_loon.out
#-----#
loon2 all: segdet a b l2.vst \
```

```
seqdet_j_b_l2.vst \
seqdet_m_b_l2.vst \
seqdet_o_b_l2.vst \
seqdet_r_b_l2.vst
```

```
#------#
seqdet_o_b_l_net.vbe: seqdet_o_b_l.vst seq_detectoro.vbe
     flatbeh seqdet_o_b_l seqdet_o_b_l_net >
seqdet_o_b_l_net_flatbeh.out
     proof -d seq_detectoro seqdet_o_b_l_net > seqdet_o_proof.out
```

#### Path file

BEGIN\_PATH\_REG

seq\_detector\_cs\_0\_ins

seq\_detector\_cs\_1\_ins

seq\_detector\_cs\_2\_ins

seq\_detector\_cs\_3\_ins

seq\_detector\_cs\_4\_ins

seq\_detector\_cs\_5\_ins

END\_PATH\_REG

BEGIN\_CONNECTOR

SCAN\_IN scanin

SCAN\_OUT scanout

SCAN\_TEST test

END\_CONNECTOR

## References

• Lecture slides