## **Muhammad Farhan Azmine**

540-557-8751 muhammadfarhan@vt.edu [Website-Portfolio] [Github] [linkedin.com/Muhammad Farhan Azmine]

#### Education

Virginia Tech (GPA: 4.00 / 4.00)

PhD in Computer Engineering (Direct PhD; MS completed)

Blacksburg & Alexandria, VA Aug 2022 – Dec 2026 (Expected)

### Bangladesh University of Engineering and Technology (BUET)

Bachelors of Science in Electrical & Electronics Engineering

Dhaka, Bangladesh Jan 2013 – Sep 2017

• Relevant Coursework: Advanced Digital Design, Advanced Computer Architecture, Testing VLSI Techniques, VLSI Device Modeling, Advanced Analog IC Design, Deep Learning, Advanced Machine Learning, Computation in Data Science

#### **Publications**

- Muhammad F. A., Li, R., Sharma, G., & Yi, Y. (2025). SpikeSpec: On-Chip Learning Neuromorphic Accelerator for Spectrum Sensing. *IEEE Transaction CAD*, Feb 2025.
- Li, R., Muhammad F. A., Sharma, G., & Yi, Y. (2025). Efficient Digital Architecture of Spiking Encoders. In Proc. ISQED 2025.
- Lin, C., Muhammad F. A., Liang, Y., & Yi, Y. (2024). Neuro-Inspired Al Accelerator for 6G Networks. Front. Comput. Neurosci.
- Lin, C., Muhammad F. A., & Yi, Y. (2023). Accelerating Wireless Communications with FPGA-Based Al. In ICCAD 2023.

## Work Experience

Research Assistant (Functioning as RTL Engineer - Complex Digital System Design & Verification)

June 2023 - present

Supervisor: Dr. Yang (Cindy) Yi

An ultra efficient DSP based RTL chip implementation of hidden layer alternative for Recurrent Neural Network

Summer 24-Spring 25

- Achieved 100% SystemVerilog DUT post-silicon validation through UART FIFO & FSM controller interfacing with ZynQ CPU, enabling
  real-time sample delivery to RTL (PL) and result capture via ZynQ AXI-UART (PS), with a custom C++ parser.
- Decreased dynamic power consumption by 65% by replacing CLB-based matrix adder-multiplier with a pipelined DSP48 adder tree for MAC operations, resulting in 86% LUT and 64% FF utilization reduction.
- Cut wire delay by 3.2ns through fanout optimization to boost operating frequency.
- Maximized throughput by 240 MHz by replacing LUT logic with DSP48E2 IP cores and adding pipeline registers to the critical path.

# RL based Spiking Neural Network RTL architecture design with On-Chip learning for Spectrum-Sensing [Github link]

Fall 22 - Spring 24

- Ensured 0% state-space explosion by coverage analysis and property writing through concurrent & immediate assertions
- Achieved 99.83% accuracy in fixed-point AI modeling of neural network using OOP based Python for algorithm verification
- Reduced RTL area by 60% in SystemVerilog using resource-shared adders and LUTs via serialization with SIPO shift registers.
- Throughput increase by 58 MHz with critical path balancing between priority encoder & exponential approximator
- Reduced latency by 50% using simple dual port memory ram in read-then-write mode for weight learning update
- Improved performance accuracy by 3.88% against baseline accelerator through priority encoder and fixed-point exponential approximator for advanced weight update engine design

## An efficient recurrent neural network (RNN) inference chip design for MIMO OFDM symbol detection [Github link]

Spring 23-Fall 23

- Performed 100% Al algorithm verification using C++ simulator  $\langle 16, 10 \rangle$  fixed-point format with template libraries like std::vector
- Reduced IP area usage in SystemVerilog RTL by 33.3% through DSP48E1 IP integration at RTL-level for inference MAC operation
- Increased data transfer throughput 5x by Ethernet-MAC IP integration with target accelerator design at 125 MHz frequency
- Boosted design frequency by 100 MHz by implementing Clock Domain Crossing to achieve 200 MHz frequency for target accelerator through synchronizing with Ethernet PHY communication at 125 MHz using Ping-pong buffer, CDC AXI-handshake IPs and Asynchronous FIFOs
- Improved verification coverage by 30% compared to baseline BIST testbench in frame data transfer between Ethernet-PHY and target accelerator by creating over 4 protocol-variant Ethernet frame stimulus patterns including error-injection and backpressure scenarios

#### Technical Skills

- Techniques: RTL design, STA, Power optimization, Clock-Domain-Crossing, UVM, DFT, FPGA-IP Integration, ASIC implementation
- Languages: SystemVerilog, Verilog, Matlab (Script), Python (OOP) [Github link], C++, Java [Github link], Tcl, Linux Shell
- Tools: Cadence Suite (Xcelium, Genus & JasperGold), TensorFlow, PyTorch, Vivado, Modelsim, Quartus
- Concepts: UVM, SVA Formal Verification, AXI-DMA, AXI4, UART, Ethernet-TCP/UDP, SPI, VGA, RISC V ISA, Cache memory mapping