

8-Nov-2022

Logic Gates

Gate

A device that performs a basic operation on electrical signals.

Circuits

Gates combine to perform more complicated tasks.

Boolean expressions

Use boolean algebra, a mathematical notation for expressing two value logic.

Logic diagrams

A graphical representation of a circuit each gate has its own symbol.

Truth Table

A table showing all input values and the associated output values.

Date _____

GATES

Six type of gates

NOT

AND

OR

XOR


NAND

NOR

We are study ~~in~~ three gates.

NOT Gate


A NOT gate accepts one input signal (0 or 1) and return the opposite signal as output.

| Boolean Expression | Logic Diagram Symbol | Truth Table | | | | | | |
|--------------------|---|--|---|---|---|---|---|---|
| $X = A'$ |  | <table><tr><th>A</th><th>X</th></tr><tr><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td></tr></table> | A | X | 0 | 1 | 1 | 0 |
| A | X | | | | | | | |
| 0 | 1 | | | | | | | |
| 1 | 0 | | | | | | | |

Date _____


AND Gate

An AND gate accepts two input signals. If both are 1, the output is 1; otherwise, the output is 0.

| Boolean Expression | Logic Diagram Symbol | Truth Table | | | | | | | | | | | | | | | |
|--------------------|---|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| $x = A \cdot B$ |  | <table border="1"> <thead> <tr> <th>A</th><th>B</th><th>x</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>0</td></tr> <tr> <td>0</td><td>1</td><td>0</td></tr> <tr> <td>1</td><td>0</td><td>0</td></tr> <tr> <td>1</td><td>1</td><td>1</td></tr> </tbody> </table> | A | B | x | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 |
| A | B | x | | | | | | | | | | | | | | | |
| 0 | 0 | 0 | | | | | | | | | | | | | | | |
| 0 | 1 | 0 | | | | | | | | | | | | | | | |
| 1 | 0 | 0 | | | | | | | | | | | | | | | |
| 1 | 1 | 1 | | | | | | | | | | | | | | | |


OR Gate

An OR gate accepts two input signals. If both are 0, the output is 0; otherwise, the output is 1.


| Boolean Expression | Logic Diagram Symbol | Truth Table | | | | | | | | | | | | | | | |
|--------------------|---|--|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| $x = A + B$ |  | <table border="1"> <thead> <tr> <th>A</th><th>B</th><th>x</th></tr> </thead> <tbody> <tr> <td>1</td><td>1</td><td>1</td></tr> <tr> <td>1</td><td>0</td><td>1</td></tr> <tr> <td>0</td><td>1</td><td>1</td></tr> <tr> <td>0</td><td>0</td><td>0</td></tr> </tbody> </table> | A | B | x | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 |
| A | B | x | | | | | | | | | | | | | | | |
| 1 | 1 | 1 | | | | | | | | | | | | | | | |
| 1 | 0 | 1 | | | | | | | | | | | | | | | |
| 0 | 1 | 1 | | | | | | | | | | | | | | | |
| 0 | 0 | 0 | | | | | | | | | | | | | | | |

Date _____


1)



Inverter (NOT)



AND gate




OR gate.

Basic Logic Gate

Date _____

Basic Logic gates


$$2) (P \wedge \neg Q) \vee \neg R$$




A Combinatorial Circuit

Date _____


$$3) (p \vee \neg r) \wedge (\neg p \vee (q \vee \neg r))$$



Date _____




b)



Date _____


41. Find the output of each of these combinational circuits.

a) \rightarrow




Date _____

b)




Date _____

42. Construct a combinational circuit using inverters, OR gates and AND gates that produces the output $(P \wedge \neg r) \vee (\neg q \wedge r)$ from input bits P, q and r .



Date

43. Construct a combinational circuit using inverters, OR gates and AND gates that produce the output $((\neg p \vee \neg r) \wedge \neg q) \vee (\neg p \wedge (q \vee r))$ from input bits p, q and r .



43

Date

| P | \neg | r | $\neg p$ | $\neg q$ | $\neg r$ | $(\neg p \vee \neg r)$ | $(\neg p \vee \neg r) \wedge \neg q$ |
|---|--------|---|----------|----------|----------|------------------------|--------------------------------------|
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |

Date

| $\neg p \vee r$ | $\neg p \wedge (\neg q \vee r)$ | $((\neg p \vee \neg r) \wedge \neg q) \vee (\neg p \wedge (\neg q \vee r))$ |
|-----------------|---------------------------------|---|
| 0 | 0 | 1 |
| 1 | 1 | 1 |
| 1 | 1 | 1 |
| 1 | 1 | 1 |
| 0 | 0 | 1 |
| 1 | 0 | 0 |
| 1 | 0 | 0 |
| 1 | 0 | 0 |

42

| $p \wedge \neg r$ | $\neg q \wedge \neg r$ | $(p \wedge \neg r) \vee (\neg q \wedge \neg r)$ |
|-------------------|------------------------|---|
| 0 | 1 | 1 |
| 0 | 0 | 0 |
| 0 | 0 | 0 |
| 0 | 0 | 0 |
| 1 | 1 | 1 |
| 0 | 0 | 0 |
| 1 | 0 | 0 |
| 0 | 0 | 0 |