# OpenLane Training Manual RTL to GDSII Flow

Engineer. Muhammad Usman Engineer. Muhammad Shoaib Dr. Hassan Saif

# **Table of Content**

1 INTRO	DDUCTION	3
1.1 Ho	OW TO INSTALL OPENLANE	
2 RTL T	TO GDSII FLOW	6
	TARTING OPENLANE	
2.1.1 2.1.2	Synthesis	
2.1.3 2.1.4	Placement	9
2.1.5 2.1.6	Clock Tree Synthesis	9
	Magic (DRC)LVS and Antenna Checks	10
2.2 No	ON-INTERACTIVE MODE (METHOD 2)	11
	SING CARVEL FLOW (METHOD 3)	
3 ASSIG	GNMENTS:	13

#### 1 Introduction

OpenLane is a collection of opensource tools that are integrated using OpenLane flow for desinging digital integrated circcuits. This provides an automated RTL to GDS-II flow, using a selection of compenets including OpenROAD, Yosys, Magic, Netgen, Fault, CVC, SPEF-Extractor, CU-GR, Klayout etc. There have also included a number of custom script for design space exploration.




Figure 1.1: OpenLane design flow (source: https://github.com/The-OpenROAD-Project/OpenLane/blob/master/docs/\_static/openlane.flow.1.png)

# 1.1 How to install OpenLane

You need a basic familiralty with linux operating system, we recommend Ubuntu for OpenLane installation. Assuming that you have latest version of the ubuntu installed in your PC or Virtual Machine following are the steps for OpenLane installation.

#### 1.1.1 Installing Dependencies

You can open terminal by right click on an empty space on your screen and then clicking *Open in Terminal* in dropdown menu. Alternatively, you can also use Ctrl+Alt+T open terminal. Once terminal is opened run the following command:

```
# Update
sudo apt-get update
```

```
# Install Python3 with pip
sudo apt-get install pip
# Install pyyaml and click
python3 -m pip install pyyaml click
## Install Docker
# Uninstall previous docker images if any
sudo apt-get remove docker docker-engine docker.io containerd runc
# Install docker
sudo apt-get install \
    ca-certificates \
    curl \
    gnupg \
    lsb-release
curl -fsSL https://download.docker.com/linux/ubuntu/gpg | sudo gpg --dearmor -o
/usr/share/keyrings/docker-archive-keyring.gpg
echo \
   "deb [arch=$(dpkg --print-architecture) signed-by=/usr/share/keyrings/docker-
archive-keyring.gpg] https://download.docker.com/linux/ubuntu \
  $(lsb_release -cs) stable" | sudo tee /etc/apt/sources.list.d/docker.list >
/dev/null
sudo apt-get update
sudo apt-get install docker-ce docker-ce-cli containerd.io
apt-cache madison docker-ce
```

The above command will show you all ist of docker version you can select one of them and replace the <VERSION\_STRING> and <VERSION\_STRING> in the following command with the output of the above command.




Figure 1.2: Docker version

```
# Install a specific version using the version string from the second column of the
output from the above command, for example,
                                                 sudo apt-get install docker-
ce=5:18.09.1~3-0~ubuntu-xenial
                                         docker-ce-cli=5:18.09.1~3-0~ubuntu-xenial
containerd.io
sudo apt-get
              install docker-ce=<VERSION_STRING> docker-ce-cli=<VERSION_STRING>
containerd.io
# Verify docker installation
sudo docker run hello-world
```

#### 1.1.2 Optional Installation

Optionally you can install Visual Stusio Code for editing, or you can also use Linux native editer like, gedit or vi for editing Verilog Code or TCL script etc.

```
# Visual Studio Code
wget -q0- https://packages.microsoft.com/keys/microsoft.asc |
packages.microsoft.gpg
sudo install -o root -g root -m 644 packages.microsoft.gpg /etc/apt/trusted.gpg.d/
                  - C
                          'echo
                                      "deb
                                                [arch=amd64,arm64,armhf
          sh
by=/etc/apt/trusted.gpg.d/packages.microsoft.gpg]
https://packages.microsoft.com/repos/code
                                                                    main"
                                                   stable
/etc/apt/sources.list.d/vscode.list'
rm -f packages.microsoft.gpg
sudo apt install apt-transport-https
sudo apt update
sudo apt install code
# To install iverilog refer to the following documentation
http://iverilog.icarus.com/
# To install gtkwave
sudo apt update
sudo apt install gtkwave
```

```
1.1.3 Installing OpenLane
## Installing OpenLane
# Go to the directory/folder where you want to install OpenLane and then run the
following commands
git clone https://github.com/The-OpenROAD-Project/OpenLane.git
cd OpenLane/
make pull-openlane
# Foloowing command will install pdk in the openlane directory, of you want to
               elsewhere
                               the
                                      make
                                            pdk
                                                  command
                         run
PDK_ROOT=<absolute path to where skywater-pdk and open_pdks will reside>
```

make pdk

# Foloowing command will install pdk in the openlane directory, of you want to install pdk elsewhere make test

Once the result of the command is like shown in the below figure, this shows that you have installed OpenLane and PDK successfully and ready for RTL to GDSII flow using OpenLane.

```
Antenna Summary:
Source: /openlane/designs/spm/runs/openlane_test/reports/routing/38-antenna.rpt
Number of pins violated: 0
Number of nets violated: 0
[INFO]: check full report here: /openlane/designs/spm/runs/openlane_test/reports/final_summary_report.csv
[INFO]: There are no max slew violations in the design at the typical corner.
[INFO]: There are no hold violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow Completed Without Fatal Errors.
Basic test passed
shahid@shahid-virtual-machine:~/Openlane$
```

Figure 1.3: OpenLane make test results

#### 2 RTL to GDSII Flow

#### 2.1 Starting OpenLane

To invoke openlane from command line open terminal (you can right click on empty space in gui and then select "Open in terminal" to open terminal window) then, run the following commands:

```
cd <path where you installed OpenLane> (e.g in our case cd Openlane)
make mount
```

it will invoke openlane shell similar to shown in the following figure below

Figure 2.1: Openlane Shell

# 2.1.1 Adding New Design to OpenLane

You can add a new design to designs directory using following command in OpenLane shell:

```
./flow.tcl -design <design_name> -init_design_config
```

It will create following directory/files in the OPENLANE\_ROOT directory

Note: you should explore dirrent configuration variable here: <a href="https://github.com/The-OpenROAD-Project/OpenLane/blob/master/configuration/README.md">https://github.com/The-OpenROAD-Project/OpenLane/blob/master/configuration/README.md</a>, these variables can be configured in config.tcl and other library specific configuration files to tune you RTL to GDSII flow.

You can manually copy and paste your design (verilog) files in src directoy. After that run the following command to invoke OpenLane in interactive mode:

./flow.tcl -design <design\_name> -interactive -tag <tag\_name> -overwrite

Replace <design\_name> and <tag\_name> with actual design and tag name

#### 2.1.2 Synthesis

Synthesis is a step responsible for converting the RTL logic into technology mapped netlist. Every PDK has some standard cells, onto which our RTL logic is mapped on. In Openlane flow, yosys is responsible for the synthesis and optimization of RTL logic.

This step is executed using follwoing command.

run\_synthesis

This comman synthesisze your design to technology specific standard cells. Following are the input and out put of the synthesis stage.




Figure 2.2: Synthesis

Technology library files (.lib) and a standard constrains file are provided with openlane and PDK installation, so we only need our design files here based on the constraint it also proved static timing analysis reports available in run directory/logs/synthesis directory, gatelevel netlist in expoerted to /results/synthesis directory, while reports are exported to /reports/synthesis directory after successful synthesis.

#### 2.1.2.1 Synthesis Exploration

You can explore different synhesis strategy results using run\_synth\_exploartion command this create and html file about the result of the exploration along with logs reports and results in respective run directory.

		ay	Best Del	Best Gate Count	Best Area
			983.91	19	153.90
			-p	-p	-p
Area Ratio Delay Ratio	Gates Ratio	Delay (ps)	a (um^2)	Gate Count Area	Startegy
1.39 1.005	1.368	988.92	.96	26 213.	S1: -p
1.577 1.047	1.631	1030.98	.73	31 242.	52: -p
1.577 1.047	1.631	1030.98	.73	31 242.	53: -p
1.406 1.007	1.421	991.75	46	27 216.	54: -p
1.024 1.036	1	1020.07	.65	19 157.	S5: -p
1 1	1	983.91	.90	19 153.	S6: -p
1.024 1.036	1	1020.15	.65	19 157.	S7: -p




Figure 2.3: Synthesis Exploration Results

# 2.1.3 Floorplan

During the floorplanning, tool takes the above standard cells based netlist and does the power planning of the ASIC design. During the power planning, tool creates the core ring and does special routing of VPWR and VGND to legally place standard cells using abutting. There are different ways to create a floor plan either absolute where you explicitly assign the area where the cells are to be placed or relative floorplane where area is calculate by means of utilization factor.

```
1 Absolute
```

```
set ::env(FP_SIZING) "abolute"
set ::env(DIE_AREA) "x0 y0 x1 y1"
```

#### 2 Relative

```
set ::env(FP_CORE_UTIL) "value" (Define in config.tcl file value=0-1) Die area = cells_area/core_util (e.g area = \frac{25\mu m^2}{0.4} = 62.5\mu m^2)
```

This step is executed using follwoing command.

run\_floorplan




Figure 2.4: Floorplane with power ring

#### 2.1.4 Placement

During the placement step, tool places the standard cells into core area and also performs optimization of netlist to take into account the layout information of standard cells. The information related to layout of standard cells is provided in LEF file. Using this information, tool places the standard cells into core area in an optimized manner. The command for this purpose in interactive mode is

run\_placement

placement logs, reports and results can be viewed in respective run directory of you design.

#### 2.1.5 Clock Tree Synthesis

Any clock path cannot be treated as any data path. Special cells are provided in standrad cell library for clock signal. Cells used for clock tree synthesis are designed to make sure that they provide equal rise and fall times. Clock signals have high fanout, and to distribute clock evenly among all flipflops clock tree synthesis adds specialized cloc buffer or delay cells.

run\_cts

#### 2.1.6 Routing

After the clock tree is formed, in the next step detailed routing step is performed, where tool optimize interconnects and route missing connection make connection with supply and ground and may optimize and replace the cells to achieve targeted performance. At first step global routing is performed after that detailed routing is preformed. In routing toll also look for process antenna violations and try to avoid them and insert antenna diodes where needed to fix antenna violation. Following is the command for the routing in interactive mode.

```
run_routing
```

after routing supply and ground connections are established so you can export powered Verilog. That is Verilog gatelevel netlist with power connections established.

```
write_powered_verilog
set_netlist $::env(lvs_result_file_tag).powered.v
```




Figure 2.5: Routing

# 2.1.7 Magic (DRC)

Magic is invoked after routing to check design rule violations (DRC), and parasitic exteaction using following commands:

```
run_magic
run_magic_spice_export
run_magic_drc
```

#### 2.1.8 LVS and Antenna Checks

To perform layout vs schemeatic check powered Verilog gate level netlist is magic extracted spice netlist using following command:

run\_lvs

for antenna check:

run\_antenna\_check

Antenna, LVS and DRC reports will be displayed in terminal and will also be expoerted to respective run directory in the design's directory of the openlane. If all checks are passed along with setup and hold violations, then you have succefully completed the RTL to GDSII flow, otherwise you should explore different configuration as per errors in the config.tcl file (configuration variables: <a href="https://github.com/The-OpenROAD-">https://github.com/The-OpenROAD-</a>

Project/OpenLane/blob/master/configuration/README.md)




Figure 2.6: Final GDS of counter available at: https://github.com/muhammadusman7/example\_codes.git

# 2.2 Non-Interactive Mode (Method 2)

All the above flow can completed in single command with non-interactive mode, first you need to set configuration variable in config.tcl files for each step and then run the flow command without interactive switch:

./flow.tcl -design counter -tag interactive

#### 2.3 Using Carvel Flow (Method 3)

Another method to harden your macro is to harden your design using caravel flow (a detailed documumentation can be read here about installation and running: <a href="https://github.com/efabless/caravel\_user\_project/blob/main/docs/source/quickstart.rst">https://github.com/efabless/caravel\_user\_project/blob/main/docs/source/quickstart.rst</a>). To complete the flow using caravel create a new folder in CARAVEL\_INSTALLATION/openlane/<br/>
design\_name>. there create config.tcl and pin\_order.cfg files (for template of these files you can see the user\_proj\_example directory present in CARAVEL\_INSTALLATION/openlane directory) and add Verilog files in the CARAVEL\_INSTALLATION/verilog/rtl directoy. After the initil setup is complete run the following command to complete the flow:

make <design\_name>

```
LVS Summary:
Source: /home/shahid/caravel_user_project/openlane/counter/runs/counter/results/
lvs/counter.lvs_parsed.lef.log
LVS reports no net, device, pin, or property mismatches.
Total errors = 0

Antenna Summary:
Source: /home/shahid/caravel_user_project/openlane/counter/runs/counter/reports/
routing/40-antenna.rpt
Number of pins violated: 0
Number of nets violated: 0
[INFO]: check full report here: /home/shahid/caravel_user_project/openlane/counter/runs/counter/reports/final_summary_report.csv
[INFO]: There are no max slew violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow Completed Without Fatal Errors.
mkdir -p ../signoff/counter/
cp counter/runs/counter/PPK_SOURCES ../signoff/counter/
cp counter/runs/counter/PPK_SOURCES ../signoff/counter/
cp counter/runs/counter/reports/final_summary_report.csv ../signoff/counter/
make[1]: Leaving directory '/home/shahid/caravel_user_project/openlane'
shahid@shahid-virtual-machine:~/caravel_user_project$
```

Figure 2.7: Flow using carvel

# 3 Assignments:

report the differences (if any)

- 1. Clone the code available at <a href="https://github.com/muhammadusman7/example\_codes.git">https://github.com/muhammadusman7/example\_codes.git</a> and simulate them using iverilog.
- 2. Try the counter example with different configurations (apply them in config.tcl file of the design) available at <a href="https://github.com/The-OpenROAD-Project/OpenLane/blob/master/configuration/README.md">https://github.com/The-OpenROAD-Project/OpenLane/blob/master/configuration/README.md</a> and report best configration
- 3. Harden alu.v design using caravel flow with absolute floor planning of  $1000\mu m \times 1000\mu m$  and  $500\mu m \times 500\mu m$  and using different placement target densities (hint: use PL\_TARGET\_DENSITY)

