

# CSE4117 MICROPROCESSORS ASSIGNMENT #4 Report

150119679 - Muhammedcan PİRİNÇÇİ 150117061 - İsra Nur ALPEREN 150116836 - Enes Nadir SANLI

## Overview of the Project


In this assignment we added some new modules and using all the previous modules we completed the given work. But to be able to apply previous components to this work we would make some modifications on them. We increased the total instruction bit for one value and this value keeps the information of whether the instruction is L-type or R-type. Some new signals inside the control unit "MA, WD, RD". New modules are rom, program counter, and register controller. We used a register controller module three times and those are taking the input signal of MA, WD, and RD.

For the program counter simulation we wrote basic instructions to see if every module works fine. In this example we use instructions that write, read to ram(R - type) and also classic L type.


```
4'b0000 : data = 12'b000000000001; // 0 # add, 1 -> acc = 1
4'b0001 : data = 12'b000001100000; // 1 # add, 01100000 -> acc =
01100001
4'b0010 : data = 12'b111000100000; // 2 # storer, 100000 ->
addr[100000] = 01100001
4'b0011 : data = 12'b100000100000; // 3 # addr, 100000 -> acc =
(01100001 + 01100001) = 11000010
```

## \* RTL Views and Test Screenshots


# **Program Counter:**




## Rom:




# **Register Controller:**




# **Instruction Register:**



# **Control Unit:**




# Assignment 4:



### **Test Results:**

We made our simulation on the ModelSim simulation tool.

The results were as we expected.



# ❖ New Verilog Files

### counter.v file:

```
module counter( clk, F, address);
input clk, F;
output reg [3:0] address;
initial address = 4'b1111;
always@(posedge F)
begin
address = address + 1;
end
endmodule
```

#### rom.v file:

## regController.v file:

```
module regController(clk, controlSignal, dataIn, dataOut);
input clk, controlSignal;
input [7:0] dataIn;
output reg [7:0] dataOut;
initial dataOut = 8'bO;
always@(*)
Bbegin
dataOut = ( clk ==1 & controlSignal==1) ? dataIn: dataOut;
end
endmodule
```

## assignment4.v file:

# control\_unit.v file:

```
| Decide control_unit(clk, instrcode, F, D, E, MA, WD, RD, enRAM, RW);
| Input clk; | Input clk; | Instrcode; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk; | Input clk;
```