

First Project Example For FPGA With Quartus

Project Navigator Hierarchy

Compilation Hierarchy





Tasks Compilation

Task	
▼	Compile Design
>	Analysis & Synthesis
>	Fitter (Place & Route)
>	Assembler (Generate programming)
>	Timing Analysis
>	EDA Netlist Writer
	Edit Settings
	Program Device (Open Programmer)

Recent Projects

- CPU_Keypad.qpf (D:/Documents/CSE4117/New Design/CPU_Keypad.qpf)
- CPU_Keypad.qpf (D:/Documents/CSE4117/Project2_Q3/CPU_Keypad.qpf)



- ☒ Close page after project load
- ☐ Don't show this screen again



All [Icons] <<Filter>>

Find...

Find Next

Type ID Message

Messages

System Processing

Directory, Name, Top-Level Entity

What is the working directory for this project?

 ...

What is the name of this project?

 ...

What is the name of the top-level design entity for this project? This name is case sensitive and must exactly match the entity name in the design file.

 ...

[Use Existing Project Settings...](#)

< Back

Next >

Finish

Cancel

Help

Project Type

Select the type of project to create.

☒ Empty project

Create new project by specifying project files and libraries, target device family and device, and EDA tool settings.

☐ Project template

Create a project from an existing design template. You can choose from design templates installed with the Quartus Prime software, or download design templates from the [Design Store](#).

< Back

Next >

Finish

Cancel

Help

Family, Device & Board Settings

Device

Board

Select the family and device you want to target for compilation.

You can install additional device support with the Install Devices command on the Tools menu.

To determine the version of the Quartus Prime software in which your target device is supported, refer to the [Device Support List](#) webpage.

Device family

Family: Cyclone IV E

Device: All

Target device

☐ Auto device selected by the Filter☒ Specific device selected in 'Available devices' list☐ Other: n/a

Show in 'Available devices' list

Package: Any

Pin count: Any

Core speed grade: Any

Name filter:

☒ Show advanced devices

Available devices:

Name	Core Voltage	LEs	Total I/Os	GPIOs	Memory Bits	Embedded multiplier 9-bit elements	PLLs	Global Clocks
EP4CE22E22C8	1.2V	22320	80	80	608256	132	4	20
EP4CE22E22C8L	1.0V	22320	80	80	608256	132	4	20
EP4CE22E22C9L	1.0V	22320	80	80	608256	132	4	20
EP4CE22E22I7	1.2V	22320	80	80	608256	132	4	20
EP4CE22E22I8L	1.0V	22320	80	80	608256	132	4	20
EP4CE22F17A7	1.2V	22320	154	154	608256	132	4	20
EP4CE22F17C6	1.2V	22320	154	154	608256	132	4	20
EP4CE22F17C7	1.2V	22320	154	154	608256	132	4	20
EP4CE22F17C8	1.2V	22320	154	154	608256	132	4	20
EP4CE22F17C8L	1.0V	22320	154	154	608256	132	4	20
EP4CE22F17C9L	1.0V	22320	154	154	608256	132	4	20
EP4CE22F17I7	1.2V	22320	154	154	608256	132	4	20

< Back

Next >

Finish

Cancel

Help



Quartus Prime Lite Edition - D:/Documents/CSE4117/FirstProject/firstFPGAExperiment - firstFPGAExperiment

— □ ×

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

- New... Ctrl+N
- Open... Ctrl+O
- Close Ctrl+F4
- New Project Wizard...
- Open Project... Ctrl+J
- Save Project
- Close Project
- Save Ctrl+S
- Save As...
- Save All Ctrl+Shift+S
- File Properties...
- Create / Update
- Export...
- Convert Programming Files...
- Page Setup...
- Print Preview
- Print... Ctrl+P
- Recent Files
- Recent Projects
- Exit Alt+F4
- Enter (Place & Route)
- Assembler (Generate programming)
- Timing Analysis
- EDA Netlist Writer
- Edit Settings
- Program Device (Open Programmer)

Quartus Prime

Version 18.1 Lite Edition

Buy Software


- [View Quartus Prime Information](#)
- [Documentation](#)
- [Notification Center](#)

Find... Find Next

Type	ID	Message

System Processing 0% 00:00:00

Creates a new file



firstFPGAExperiment

Project Navigator Files

Files

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

mainModule.v

Open

- Remove File from Project
- Set as Top-Level Entity **Ctrl+Shift+V**
- Create AHDL Include Files for Current File
- Create Symbol Files for Current File
- Create Verilog Instantiation Template Files for Current File
- Create VHDL Component Declaration Files for Current File
- Properties...

```

1 module mainModule(leds, pushbutton1);
2
3     leds << 1;
4
5     pushbutton1
6         <= 8'h00;
7         <= 8'h01;
8         <= 8'hff;
9         <= 8'h00;
10        leds << 1 + 1;
11
12
13
14
15
16
17
18     initial begin
19         leds = 8'h00;
20     end
21 endmodule

```

Tasks

Compilation

Task

Compile Design

Analysis & Synthesis

Edit Settings

View Report

Analysis & Elaboration

Partition Merge

Netlist Viewers

Design Assistant (Post-Mapping)

Messages

All

Find...

Find Next

Type ID Message

Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings

293000 Quartus Prime Full Compilation was successful. 0 errors, 12 warnings

System (19) Processing (105)

Sets the current file entity as the top-level entity for the next compilation

firstFPGAExperiment

Project Navigator Hierarchy

Entity:Instance
Cyclone IV E: EP4CE22F17C6
mainModule

mainModule.v

Compilation Report - firstFPGAExperiment

```
1 module mainModule(leds, pushbutton1);
2
3     output reg [7:0] leds;
4
5     input pushbutton1;
6
7     always @(posedge pushbutton1)
8     begin
9         if(leds == 8'h00)
10            leds <= 8'h01;
11        else if(leds == 8'hff)
12            leds <= 8'h00;
13        else
14            leds <= (leds << 1) + 1;
15        end
16
17    initial begin
18        leds = 8'h00;
19    end
20
21 endmodule
```


Tasks Compilation


Task
Compile Design
Analysis & Synthesis
Edit Settings
View Report
Analysis & Elaboration
Partition Merge
Netlist Viewers
Design Assistant (Post-Mapp

All Find... Find Next

Type	ID	Message
>		Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
>	293000	Quartus Prime Full Compilation was successful. 0 errors, 12 warnings


System (19) Processing (105)





[illegible]

out	leds[7]	Output	PIN_L3	2	B2_NO	2.5 V ...fault)	8mA (default)	2 (default)
out	leds[6]	Output	PIN_B1	1	B1_NO	2.5 V ...fault)	8mA (default)	2 (default)
out	leds[5]	Output	PIN_F3	1	B1_NO	2.5 V ...fault)	8mA (default)	2 (default)
out	leds[4]	Output	PIN_D1	1	B1_NO	2.5 V ...fault)	8mA (default)	2 (default)
out	leds[3]	Output	PIN_A11	7	B7_NO	2.5 V ...fault)	8mA (default)	2 (default)
out	leds[2]	Output	PIN_B13	7	B7_NO	2.5 V ...fault)	8mA (default)	2 (default)
out	leds[1]	Output	PIN_a13	7	B7_NO	2.5 V ...fault)	8mA (default)	2 (default)
out	leds[0]	Output	PIN_A15	7	B7_NO	2.5 V ...fault)	8mA (default)	2 (default)
in	pushbutton1	Input	PIN_J15	5	B5_NO	2.5 V ...fault)	8mA (default)	
<<new node>>								





Programmer - D:/Documents/CSE4117/FirstProject/firstFPGAExperiment - firstFPGAExp... — □ ×

File Edit View Processing Tools Window Help

Hardware Setup... USB-Blaster [USB-0] Mode: JTAG Progress:

☐ Enable real-time ISP to allow background programming when available

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine
output_files/firstF...	EP4CE22F17	00136EFD	00136EFD	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

< >

TDI → [Intel EP4CE22F17] ← TDO

Necessary Files

- User Manual
- <http://www.ti.com/lit/ug/tidu737/tidu737.pdf>