

Laboratory Exercise 11

Adders, Subtractors, and Multipliers

The purpose of this exercise is to examine arithmetic circuits that add, subtract, and multiply numbers. Each circuit will be described in Verilog and implemented on an Intel FPGA DE10-Lite, DE0-CV, DE1-SoC, or DE2-115 board.

Part I

Figure 1a gives an example of paper-and-pencil multiplication $P = A \times B$, where $A = 11$ and $B = 12$.




Figure 1: Multiplication of binary numbers.

We compute $P = A \times B$ as an addition of summands. The first summand is equal to A times the ones digit of B . The second summand is A times the tens digit of B , shifted one position to the left. We add the two summands to form the product $P = 132$.

Part b of the figure shows the same example using four-bit binary numbers. To compute $P = A \times B$, we first form summands by multiplying A by each digit of B . Since each digit of B is either 1 or 0, the summands are either shifted versions of A or 0000. Figure 1c shows how each summand can be formed by using the Boolean AND operation of A with the appropriate bit of B .

A four-bit circuit that implements $P = A \times B$ is illustrated in Figure 2. Because of its regular structure, this type of multiplier circuit is called an *array multiplier*. The shaded areas correspond to the shaded columns in Figure 1c. In each row of the multiplier AND gates are used to produce the summands, and full adder modules are used to generate the required sums.

Perform the following steps to implement the array multiplier circuit:

1. Create a new Quartus project.
2. Generate the required Verilog file. Use switches SW_{7-4} to represent the number A and switches SW_{3-0} to represent B . The hexadecimal values of A and B are to be displayed on the 7-segment displays $HEX2$ and $HEX0$, respectively. The result $P = A \times B$ is to be displayed on $HEX5 - 4$.
3. Make the necessary pin assignments needed to implement the circuit on your DE-series board, and compile the circuit.




Figure 2: An array multiplier circuit.

4. Use simulation to verify your design.
5. Download your circuit onto your DE-series board and test its functionality.

Part II

In Part I, an array multiplier was implemented using full adder modules. At a higher level, a row of full adders functions as an n -bit adder and the array multiplier circuit can be represented as shown in Figure 3.




Figure 3: An array multiplier implemented using n -bit adders.

Each n -bit adder adds a shifted version of A for a given row and the *partial product* of the row above. Abstracting the multiplier circuit as a sequence of additions allows us to build larger multipliers. The multiplier should consist of n -bit adders arranged in a structure shown in Figure 3. Use this approach to implement an 8×8 multiplier circuit with registered inputs and outputs, as shown in Figure 4.




Figure 4: A registered multiplier circuit.

Perform the following steps:

1. Create a new Quartus project and write the required Verilog file.
2. Use switches SW_{7-0} to provide the data inputs to the circuit. Use SW_9 as the enable signal EA for register A , and use SW_8 as the enable for register B . When $SW_9 = 1$ display the contents of register A on the red lights LEDR, and display the contents of register B on these lights when $SW_8 = 1$. Use KEY_0 as a synchronous reset input, and use KEY_1 as a manual clock signal. Show the product $P = A \times B$ as a hexadecimal number on the 7-segment displays $HEX3-0$.
3. Make the necessary pin assignments needed to implement the circuit on your DE-series board, and compile the circuit.
4. Test the functionality of your design by inputting various data values and observing the generated products.

Part III

Part II showed how to implement multiplication $A \times B$ as a sequence of additions, by accumulating the shifted versions of A one row at a time. Another way to implement this circuit is to perform addition using an adder tree. An adder tree is a method of adding several numbers together in a parallel fashion. This idea is illustrated in Figure 5. In the figure, numbers A, B, C, D, E, F, G , and H are added together in parallel. The addition $A + B$ happens simultaneously with $C + D$, $E + F$ and $G + H$. The result of these operations are then added in parallel again, until the final sum P is computed.




Figure 5: An example of adding 8 numbers using an adder tree.

In this part you are to implement an 8×8 multiplier circuit by using the adder-tree approach. Inputs A and B , as well as the output P should be registered as in Part II.