

EE-222: Microprocessor Systems


AVR Assembly

Instructor: Dr. Arbab Latif

Some More Assembly Instructions ...


Subtraction

- SUB Rd, Rs
 - $Rd = Rd - Rs$
- Example:
 - SUB R25, R9
 - $R25 = R25 - R9$
 - SUB R17, R30
 - $R17 = R17 - R30$



Increment and Decrement

- **INC Rd**
 - $Rd = Rd + 1$
- **Example:**
 - INC R25
 - $R25 = R25 + 1$
- **DEC Rd**
 - $Rd = Rd - 1$
- **Example:**
 - DEC R23
 - $R23 = R23 - 1$





AVR Data Memory

Data Address Space

Two Kinds of Memory Spaces:

- Code Memory
- Data Memory




Data memory composed of:

- GPRs
- I/O Memory
- Internal data SRAM

AVR Data Memory: Data Memory Space

- Data memory composed of:
 - GPRs
 - I/O Memory
 - Internal data SRAM



AVR Data Memory Space: GPRs

- GPRs:
 - Take 32 bytes of data memory
 - Address location \$00 - \$1F (always)



AVR Data Memory Space: I/O Memory

- I/O Memory (SFR):
 - Dedicated to specific functions such as:
 - Status register
 - Timers
 - Serial communication etc
 - I/O Memory locations depends on the number of pins and peripheral functions supported by a device
 - At least all the families have 64 bytes

I/O Registers

\$00		\$0020
\$01		\$0021
\$02		\$0022
...		...
\$3D		\$005D
\$3E		\$005E
\$3F		\$005F

AVR Data Memory Space: I/O Memory

Address		Name
Mem.	I/O	
\$20	\$00	TWBR
\$21	\$01	TWSR
\$22	\$02	TWAR
\$23	\$03	TWDR
\$24	\$04	ADCL
\$25	\$05	ADCH
\$26	\$06	ADCSRA
\$27	\$07	ADMUX
\$28	\$08	ACSR
\$29	\$09	UBRRL
\$2A	\$0A	UCSRB
\$2B	\$0B	UCSRA
\$2C	\$0C	UDR
\$2D	\$0D	SPCR
\$2E	\$0E	SPSR
\$2F	\$0F	SPDR
\$30	\$10	PIND
\$31	\$11	DDRD
\$32	\$12	PORTD
\$33	\$13	PINC
\$34	\$14	DDRC
\$35	\$15	PORTC


Address		Name
Mem.	I/O	
\$36	\$16	PINB
\$37	\$17	DDRB
\$38	\$18	PORTB
\$39	\$19	PINA
\$3A	\$1A	DDRA
\$3B	\$1B	PORTA
\$3C	\$1C	EECR
\$3D	\$1D	EEDR
\$3E	\$1E	EEARL
\$3F	\$1F	EEARH
\$40	\$20	UBRRC
		UBRRH
\$41	\$21	WDTCR
\$42	\$22	ASSR
\$43	\$23	OCR2
\$44	\$24	TCNT2
\$45	\$25	TCCR2
\$46	\$26	ICR1L
\$47	\$27	ICR1H
\$48	\$28	OCR1BL
\$49	\$29	OCR1BH
\$4A	\$2A	OCR1AL

Address		Name
Mem.	I/O	
\$4B	\$2B	OCR1AH
\$4C	\$2C	TCNT1L
\$4D	\$2D	TCNT1H
\$4E	\$2E	TCCR1B
\$4F	\$2F	TCCR1A
\$50	\$30	SFIOR
\$51	\$31	OCDR
		OSCCAL
\$52	\$32	TCNT0
\$53	\$33	TCCR0
\$54	\$34	MCUCSR
\$55	\$35	MCUCR
\$56	\$36	TWCR
\$57	\$37	SPMCR
\$58	\$38	TIFR
\$59	\$39	TIMSK
\$5A	\$3A	GIFR
\$5B	\$3B	GICR
\$5C	\$3C	OCR0
\$5D	\$3D	SPL
\$5E	\$3E	SPH
\$5F	\$3F	SREG

Note: Although memory address \$20-\$5F is set aside for I/O registers (SFR) we can access them as I/O locations with addresses starting at \$00.

AVR Data Memory Space: Internal SRAM

- Internal SRAM:
 - aka ***Scratch Pad*** memory
 - Used for storing data and parameters




Data Address Space

Address	Name
Mem. I/O	
\$20 \$00	-
\$21 \$01	-
\$22 \$02	-
\$23 \$03	PINB
\$24 \$04	DDRB
\$25 \$05	PORTB
\$26 \$06	PINC
\$27 \$07	DDRC
\$28 \$08	PORTC
\$29 \$09	PIND
\$2A \$0A	DDRD
\$2B \$0B	PORTD
\$2C \$0C	-
\$2D \$0D	-
\$2E \$0E	-
\$2F \$0F	-
\$30 \$10	-
\$31 \$11	-
\$32 \$12	-
\$33 \$13	-
\$34 \$14	-
\$35 \$15	TIFR0

Address	Name
Mem. I/O	
\$36 \$16	TIFR1
\$37 \$17	TIFR2
\$38 \$18	-
\$39 \$19	-
\$3A \$1A	-
\$3B \$1B	PCIFR
\$3C \$1C	EIFR
\$3D \$1D	EIMSK
\$3E \$1E	GPIOR0
\$3F \$1F	EECR
\$40 \$20	EEDR
\$41 \$21	EEARL
\$42 \$22	EEARH
\$43 \$23	GTCCR
\$44 \$24	TCCR0A
\$45 \$25	TCCR0B
\$46 \$26	TCNT0
\$47 \$27	OCR0A
\$48 \$28	OCR0B
\$49 \$29	-
\$4A \$2A	GPIOR1
\$4A \$2A	GPIOR2

Address	Name
Mem. I/O	
\$4C \$2C	SPCR0
\$4D \$2D	SPSR0
\$4E \$2E	SPDR0
\$4F \$2F	-
\$50 \$30	ACSR
\$51 \$31	DWDR
\$52 \$32	-
\$53 \$33	SMCR
\$54 \$34	MCUSR
\$55 \$35	MCUCR
\$56 \$36	-
\$57 \$37	SPMCSR
\$58 \$38	-
\$59 \$39	-
\$5A \$3A	-
\$5B \$3B	-
\$5C \$3C	-
\$5D \$3D	SPL
\$5E \$3E	SPH
\$5F \$3F	SREG




Example: Store 0x53 into the SPH register. The address of SPH is 0x5E

Example: What does the

LDS R20,2


Answer:

It copies the content



ATmega328
ATmega64
ATmega128

Data Address Space



Reading Assignment

- The AVR Microcontroller and Embedded Systems: Using Assembly and C by Mazidi et al., Prentice Hall
 - Chapter 2: 2.1-2.3

THANK YOU

