

EE-421: Digital System Design

Finite State Machines (FSM): Impact of State Encoding on FSM Optimization & EDA Tool Behavior


Dr. Rehan Ahmed [rehan.ahmed@seecs.edu.pk]

Impact of State Encoding on Sequential Circuit Complexity

State Assignment Problem

A general sequential circuit with input w , output z and two state flip-flops

An obvious objective of the state-assignment process is to minimize the cost of implementation i.e Number of gates and flip-flops



How to encode the state flip-flops such that the Next-state and Output logic expressions are simplified?

Can we do better? State Assignment Problem


	Present state $y_2 y_1$	Next state		Output z
		$w = 0$	$w = 1$	
		$Y_2 Y_1$	$Y_2 Y_1$	
A	00	00	01	0
B	01	00	10	0
C	10	00	10	1
	11	<i>dd</i>	<i>dd</i>	<i>d</i>

Binary
Encoding

	Present state $y_2 y_1$	Next state		Output z
		$w = 0$	$w = 1$	
		$Y_2 Y_1$	$Y_2 Y_1$	
A	00	00	01	0
B	01	00	11	0
C	11	00	11	1
	10	<i>dd</i>	<i>dd</i>	<i>d</i>

Gray-code
Encoding

Implementation with Gray-Code State Encoding



Fewer Gates ->-> Lesser Implementation Cost

Other State-Encoding Options

- One-Hot:
 - Another interesting possibility is to use as many state variables as there are states.
 - In this method, for each state all but one of the state variables are equal to 0.
 - The variable whose value is 1 is deemed to be “hot.” The approach is known as the *one-hot* encoding method.
- Two-Hot:
 - Two variables are 1 in any given state.
- Johnson:
 - Output of Johnson counter is used to encode the states,
 - complement output of the last flip-flop Q_n is back-fed to the first flip-flop in the chain.


Choosing THE Best State Encoding

- In general, circuits are much larger than our example, and different state assignments can have a substantial effect on the cost of the final implementation.
- It is often impossible to find the best state assignment for a large circuit.
- CAD tools usually perform the state assignment using heuristic techniques:
 - These techniques are usually proprietary, and their details are seldom published.

Specifying the State Encoding in an EDA Tool

- Verilog compilers usually have a capability to search for different assignments that may give better results:
 - such as attempting to use the one-hot encoding etc.
- The user can either allow the compiler to use its FSM-handling capability, or suppress it in which case the compiler simply deals with the Verilog statements in the usual way.

Specifying State Encoding in Intel Quartus Prime



The screenshot displays the Intel Quartus Prime Compiler Settings dialog box, specifically the Advanced Analysis & Synthesis Settings sub-dialog. The main dialog box is titled "Compiler Settings" and contains a list of optimization settings on the left. The sub-dialog box is titled "Advanced Analysis & Synthesis Settings" and contains a search bar with the text "state". Below the search bar is a table with two columns: "Name" and "Setting". The table lists several settings, including "Extract VHDL State Machines", "Extract Verilog State Machines", "Safe State Machine", and "State Machine Processing". The "State Machine Processing" setting is highlighted, and a dropdown menu is open, showing the following options: "Auto", "Gray", "Johnson", "Minimal Bits", "One-Hot", "Sequential", and "User-Encoded". The "Auto" option is selected. Below the table is a "Description" field with the text: "Specifies the processing style used to compile a state machine. You can use your own 'User-Encoded' style, or select 'One-Hot', 'Minimal Bits', 'Gray', 'Johnson', 'Sequential' or 'Auto' (Compiler-selected) encoding." At the bottom of the sub-dialog box are buttons for "OK", "Cancel", and "Help".

Compiler Settings

Specify high-level optimization settings for the Compiler (including integrated synthesis and fitting). These settings control the optimization focus and algorithms that will be performed throughout design compilation.

Optimization

- ☒ Balance
- ☐ Performance
- ☐ Performance
- ☐ Power (Fitter)
- ☐ Power (Compiler)
- ☐ Area (Fitter)

Prevent register inference

- ☐ Prevent
- ☐ Prevent
- ☐ Prevent

Advanced Settings

Advanced Analysis & Synthesis Settings

Specify the settings for the logic options in your project. Assignments made to an individual node or entity in the Assignment Editor will override the option settings in this dialog box.

state Show: All

Name	Setting
Extract VHDL State Machines	On
Extract Verilog State Machines	On
Safe State Machine	Off
State Machine Processing	Auto

Description:

Specifies the processing style used to compile a state machine. You can use your own 'User-Encoded' style, or select 'One-Hot', 'Minimal Bits', 'Gray', 'Johnson', 'Sequential' or 'Auto' (Compiler-selected) encoding.

Reset

Reset All

OK Cancel Help

Getting the design's timing constraints. The alternate modes cause the Compiler to... Aggressive modes may increase compilation time and also make trade-offs that may...

'High Performance Effort' mode will cause the compiler to target increased positive timing margin (via Standard Fit compilation), increase the timing optimization effort applied during placement and routing, and enable timing-related Physical Synthesis optimizations (as allowed by the register optimization settings below). Each of these additional optimizations can increase compilation time. 'Aggressive Performance' mode enables the same optimizations as 'High Performance Effort' mode, and additionally enables options during Analysis & Synthesis to maximize design performance at a potential increase to logic area. If design utilization is

Example (Earlier Moore FSM): State Encoding Assigned by Xilinx Synthesizer

Using FSM-Auto Encoding Option:

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <y1/FSM> on signal <y1[1:2]>
with gray encoding.

State | Encoding

00 | 00
01 | 01
10 | 11

Using FSM- One-Hot Encoding Option:

Optimizing FSM <y1/FSM> on signal
<y1[1:3]> with one-hot encoding.

State | Encoding

00 | 001
01 | 010
10 | 100

Example (Earlier Moore FSM): State Encoding Assigned by Xilinx Synthesizer

Using FSM- Gray Encoding Option:

Optimizing FSM <y1/FSM> on signal <y1[1:2]> with gray encoding.

State | Encoding

00 | 00

01 | 01

10 | 11

Using FSM- Sequential Encoding Option:

Optimizing FSM <y1/FSM> on signal <y1[1:2]> with sequential encoding.

State | Encoding

00 | 00

01 | 01

10 | 10

Watch Out!!!

Watch Out!!!

- Intel Quartus Prime software doesn't infer a state machine if the state transition logic uses arithmetic similar to the following example:

```
case (state)
  0: begin
    if (ena) next_state <= state + 2;
    else next_state <= state + 1;
    end
  1: begin
    ...
  endcase
```

- Intel Quartus Prime software doesn't infer a state machine if the state variable is an output.
- Intel Quartus Prime software doesn't infer a state machine for signed variables.

<https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/hb/qts/archives/qts-qpp-5v1-17-1.pdf>

Template vs. IP

Recall: Two Main Styles of HDL Implementation

- **Structural (Gate-Level)**
 - The module body contains **gate-level description** of the circuit
 - Describe how modules are interconnected
 - Each module contains other modules (instances)
 - ... and interconnections between these modules
 - Describes a hierarchy
- **Behavioral**
 - The module body contains **functional description** of the circuit
 - Contains logical and mathematical **operators**
 - **Level of abstraction is higher than gate-level**
 - Many possible gate-level realizations of a behavioral description
- **Practical circuits would use a combination of both**

HDL Templates

- Using HDL templates:
 - Predictable logic blocks are inferred by the synthesizer
 - Portable design across different devices.
 - Lesser control over advanced parameters.

DEMO

IP Core

- Instantiate IP Cores:
 - Allows to take advantage of the architectural feature in the target device
 - » Memory
 - » DSP blocks
 - » Multipliers
 - » Adders
 - » Clock generation [Phase-locked loops]
 - » SERDES
 - » etc
 - Allows you the use advanced features.
 - Easy customization of ports and parameters.
 - Not portable to a different design.

DEMO

Vendor Synthesis Guide Should be your Companion!!!

- Intel:


<https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/ug/ug-qps-design-recommendations.pdf>

- Xilinx:

https://www.xilinx.com/support/documentation/sw_manuals/xilinx2017_1/ug901-vivado-synthesis.pdf

Recommended Reading

- Digital System Design with Verilog HDL, 3/e, b **S**Stephen Brown and **Z**vonko Vranesic. [**S&Z**]
 - S&Z,
 - Chapter-6



THANK YOU

