EE-222: Microprocessor Systems

AVR Assembly


Instructor: Dr. Arbab Latif



Some More Assembly Instructions ...


Subtraction

- SUB Rd,Rs
 - Rd = Rd Rs
- Example:
 - SUB R25, R9
 - R25 = R25 R9
 - SUB R17,R30
 - R17 = R17 R30




Increment and Decrement

- INC Rd
 - Rd = Rd + 1
- Example:
 - INC R25
 - R25 = R25 + 1
- DEC Rd
 - Rd = Rd 1
- Example:
 - DEC R23
 - R23 = R23 1




AVR Data Memory



AVR Data Memory: Data Memory Space

- Data memory composed of:
 - GPRs
 - I/O Memory
 - Internal data SRAM



AVR Data Memory Space: GPRs

GPRs:

Register File

- Take 32 bytes of data memory
- Address location \$00 \$1F (always)

negister rile	 Data Address Space
R0	\$0000
R1	\$0001
R2	\$0002
	•••
R29	\$001D
R30	\$001E
R31	\$001F

AVR Data Memory Space: I/O Memory

- I/O Memory (SFR):
 - Dedicated to specific funtions such as:
 - Status register
 - Timers
 - Serial communication etc
 - I/O Memory locations depends on the number of pins and peripheral functions supported by a device
 - At least all the families have 64 bytes

I/O Registers

\$00	\$0020
\$01	\$0021
\$02	\$0022
\$3D	\$005D
\$3E	\$005E
\$3F	\$005F

AVR Data Memory Space: I/O Memory

Address		Name
Mem.	1/0	Name
\$20	\$00	TWBR
\$21	\$01	TWSR
\$22	\$02	TWAR
\$23	\$03	TWDR
\$24	\$04	ADCL
\$25	\$05	ADCH
\$26	\$06	ADCSRA
\$27	\$07	ADMUX
\$28	\$08	ACSR
\$29	\$09	UBRRL
\$2A	\$0A	UCSRB
\$2B	\$0B	UCSRA
\$2C	\$0C	UDR
\$2D	\$0D	SPCR
\$2E	\$0E	SPSR
\$2F	\$0F	SPDR
\$30	\$10	PIND
\$31	\$11	DDRD
\$32	\$12	PORTD
\$33	\$13	PINC
\$34	\$14	DDRC
\$35	\$15	PORTC


Address		Name
Mem.	1/0	1 Hame
\$36	\$16	PINB
\$37	\$17	DDRB
\$38	\$18	PORTB
\$39	\$19	PINA
\$3A	\$1A	DDRA
\$3B	\$1B	PORTA
\$3C	\$1C	EECR
\$3D	\$1D	EEDR
\$3E	\$1E	EEARL
\$3F	\$1F	EEARH
***	\$20	UBRRC
\$40		UBRRH
\$41	\$21	WDTCR
\$42	\$22	ASSR
\$43	\$23	OCR2
\$44	\$24	TCNT2
\$45	\$25	TCCR2
\$46	\$26	ICR1L
\$47	\$27	ICR1H
\$48	\$28	OCR1BL
\$49	\$29	OCR1BH
\$4A	\$2A	OCR1AL


Address		Name
Mem.	1/0	Name
\$4B	\$2B	OCR1AH
\$4C	\$2C	TCNT1L
\$4D	\$2D	TCNT1H
\$4E	\$2E	TCCR1B
\$4F	\$2F	TCCR1A
\$50	\$30	SFIOR
***	***	OCDR
\$51	\$31	OSCCAL
\$52	\$32	TCNT0
\$53	\$33	TCCR0
\$54	\$34	MCUCSR
\$55	\$35	MCUCR
\$56	\$36	TWCR
\$57	\$37	SPMCR
\$58	\$38	TIFR
\$59	\$39	TIMSK
\$5A	\$3A	GIFR
\$5B	\$3B	GICR
\$5C	\$3C	OCR0
\$5D	\$3D	SPL
\$5E	\$3E	SPH
\$5F	\$3F	SREG


Note: Although memory address \$20-\$5F is set aside for I /O registers (SFR) we can access them as I /O locations with addresses starting at \$00.

AVR Data Memory Space: Internal SRAM

- Internal SRAM:
 - aka Scratch Pad memory
 - Used for storing data and parameters







Reading Assignment

- The AVR Microcontroller and Embedded Systems: Using Assembly and C by Mazidi et al., Prentice Hall
 - Chapter 2: 2.1-2.3

THANK YOU



