EE-421: Digital System Design


Circuit Timing: Path Slack and CAD Tool

Dr. Rehan Ahmed [rehan.ahmed@seecs.edu.pk]




Path Slack

Path Slack




- Slack is defined as difference between actual or achieved time and the desired time for a timing path: [Required Time – Arrival Time]
 - A +ve slack means design is working at the specified frequency and it has some more margins as well.
 - Zero slack specifies design is exactly working at the specified frequency and there is no margin available.
 - -ve slack implies that design doesn't achieve the constrained frequency and timing. Timing Violation!





Based on register-register delays

Quartus can show you the worst-case timing paths:



Quartus Timing Optimization

- Tries to optimize your design to meet your desired clock frequency:
 - May not necessarily meet your target
 - Limited by the delays of the various logic and routing resources inside of the FPGA
- If you don't set a timing constraint, tool sets an unachievable value (e.g. 1GHz)

Quartus Timing Optimization

- Effects on optimization when you ask for
 - Slow clock frequency:
 - Leads to smaller circuits. More weight on optimizing for logic utilization
 - Fast clock frequency
 - Leads to larger circuit more things happening in parallel

All about tradeoffs!

Can Go Faster Than Predicted fmax?

Overclocking:

- Quartus gives a conservative estimate
- Actual delays within the chip vary from chip-to-chip

Dangerous... don't do it:

- In your testing, it might appear to work. But, how do you know that you are exercising the critical path?
- Some chips will be slower than the one you use for prototyping
- Operating conditions such as temperature affect actual performance

Take a look at the Timing Analyzer Tutorial on LMS!

THANK YOU



