

**NATIONAL UNIVERSITY OF SCIENCES & TECHNOLOGY**

**Digital Logic Design (EE-221)**

**Assignment # 3**

*Gate-Level Minimization*

|  |  |
| --- | --- |
| Submitted to: | Engr. Arshad Nazir |
| Submitted by: | Muhammad Umer |
| Class: | BEE-12C |
| Semester: | 3rd |
| Dated: | 10/11/2021 |
| CMS ID: | 345834 |

**Table of Contents**

|  |  |
| --- | --- |
| **Topic** | **Page No.** |
| **Problem Number 1** | 1-4 |
| * Part A | 1 |
| * Part B | 1-2 |
| * Part C | 2-3 |
| * Part D | 4 |
| **Problem Number 2** | 5-6 |
| **Problem Number 3** | 7-8 |
| **Problem Number 4** | 8-9 |
|  |  |