```
1
    `timescale 1ns / 1ps
2
    3
    // Company:
    // Engineer:
4
5
    //
6
    // Create Date:
                     19:58:58 04/09/2024
7
    // Design Name:
8
    // Module Name:
                     USR
9
    // Project Name:
    // Target Devices:
10
    // Tool versions:
11
    // Description:
12
13
    //
14
    // Dependencies:
15
    //
    // Revision:
16
17
    // Revision 0.01 - File Created
    // Additional Comments:
18
19
    //
20
    module USR(clr, clk, left in, right in, sel, par in, out);
21
22
23
       input clr, clk, left in, right in;
24
       input [1:0] sel;
25
       input [3:0]par in;
26
27
    output reg [3:0]out;
28
29
    //behavioural modeling style
30
       always@(posedge clk)
31
32
33
         begin
34
         if (clr)
35
         out = 4'b0000;
36
         else
37
         begin
38
            case(sel)
39
               2'b00: out = out; //no change
               2'b01: out = {right in, out[3:1]}; // right shift
40
41
               2'b10: out = {out[2:0], left in}; //left shift
42
               2'b11: out = par in; //parellel load
43
            endcase
44
         end
45
       end
    endmodule
46
47
```