```
1
     `timescale 1ns / 1ps
 2
    3
    // Company:
 4
 5
    // Engineer:
 6
    //
 7
    // Create Date:
                    20:07:54 04/09/2024
 8
    // Design Name:
                    USR
    // Module Name:
 9
                    C:/Users/hp/OneDrive/Desktop/Group 5/USR/USR tb.v
    // Project Name: USR
10
    // Target Device:
11
    // Tool versions:
12
13
    // Description:
14
    //
    // Verilog Test Fixture created by ISE for module: USR
15
16
    //
17
    // Dependencies:
    //
18
19
    // Revision:
20
    // Revision 0.01 - File Created
21
    // Additional Comments:
22
    23
24
25
    module USR tb;
26
27
       // Inputs
28
       reg clr;
29
       reg clk;
       reg left in;
30
31
       reg right in;
       reg [1:0] sel;
32
33
       reg [3:0] par in;
34
35
       // Outputs
36
       wire [3:0] out;
37
38
       // Instantiate the Unit Under Test (UUT)
39
       USR uut (
40
          .clr(clr),
41
          .clk(clk),
42
          .left in(left in),
43
          .right in(right in),
44
          .sel(sel),
45
          .par in(par in),
46
          .out(out)
       );
47
48
49
       initial begin
50
         // Initialize Inputs
          clr = 0;
51
52
          clk = 0;
53
          left in = 0;
         right in = 0;
54
55
          sel = 0;
56
          par in = 0;
57
```

Tue Apr 09 20:24:33 2024

```
USR_tb.v
```

```
58
           // Wait 100 ns for global reset to finish
59
           #10;
60
           // Add stimulus here
61
           clr = 1'b1;
62
63
          #10;
64
           //out = 4'b000;
           //#100;
65
66
          clr = 1'b0;
67
           #40;
68
69
          right_in = 1'b1;
70
           sel = 2'b01;
71
           #40;
72
73
           left in = 1'b0;
74
           sel = 2'b10;
75
           #40;
           par_in = 4'b1010;
76
77
           sel = 2'b11;
78
        end
79
           always clk = #5 ~clk;
80
     endmodule
81
82
```