

1	Problems I expect reviewers to have: MDP is a tiny fraction of core energy (0.003	59
2	arguably only impactful gains are with no MDP. but if	60
3	its so small, why not just have one? - possible way around this is to center results on the A14 first then refer to the no mdp results as almost	61
4	like a bonus	62
5		63
6		64
7		65
8		66
9		67
10		68
11		69
12		70
13		71
14		72
15		73
16		74
17		75
18		76
19		77
20		78
21		79
22		80
23		81
24		82
25		83
26		84
27		85
28		86
29		87
30		88
31		89
32		90
33		91
34		92
35		93
36		94
37		95
38		96
39		97
40		98
41		99
42		100
43		101
44		102
45		103
46		104
47		105
48		106
49		107
50		108
51		109
52		110
53		111
54		112
55		113
56		114
57		115
58		116

Guidelines for Submission to MICRO 2026

MICRO 2026 Submission #NaN – Confidential Draft – Do NOT Distribute!!

Abstract

Keywords

Do, Not, Use, This, Code, Put, the, Correct, Terms, for, Your, Paper

1 Introduction

Modern processors increasingly deploy heterogeneous and efficiency-oriented core designs. Contemporary systems commonly combine large high-performance cores with smaller, energy-efficient out-of-order cores, as seen in ARM big.LITTLE systems and both Apple's & Intel's performance and efficiency cores. Efficiency-focused cores are also widely used in power-constrained systems including smartphones, tablets, smartwatches and other edge systems. These platforms prioritise energy efficiency and area usage while still enabling aggressive speculation and out-of-order (OoO) execution. Despite these constraints, many speculation mechanisms in these cores operate unconditionally on every relevant instruction. To maximise the energy-efficiency of speculative techniques, predictors should ideally only be invoked for instructions that are known to benefit.

Load instructions exemplify this problem. Prior work demonstrates that a considerable portion of load instructions in general-purpose workloads rarely or never exhibit in-flight memory dependencies [? ? ?]. Memory dependence prediction (MDP) is a speculative technique used by CPUs to stall loads that have memory dependencies on the appropriate store, while allowing memory-independent loads to schedule as soon as possible [? ? ?]. Despite the ability of most loads to always issue immediately, they all query the MDP on every execution. This is not only inefficient but can also lead to false dependencies due to hash collisions, limiting performance.

We demonstrate that this observation can be exploited to greatly enhance the energy efficiency of the Memory Dependence Predictor (MDP). We implement a profile-guided optimisation technique that labels frequently memory-independent loads by their opcode and simulate the modified binaries using Gem5. These labelled load instructions bypass MDP queries and are always scheduled as early as possible. We show that preventing unnecessary predictions greatly reduces predictor activity while maintaining or even improving IPC.

1.1 Contributions

This paper makes the following contributions:

- Implements a PGO technique to label memory independent loads to the OoO core at no-cost communication or hardware overhead.

- Implements a modified Gem5 to simulate labelled loads against different MDP algorithms and core size configurations, as well as extends McPat to provide power usage estimations of the MDP unit.
- Evaluates Spec2017 IntSpeed and demonstrates on average: 72% of MDP load queries are redundant, IPC improves by 0.47% & MDP power reduces by 7% on the smallest core, whereas the largest core maintains IPC and reduces MDP power by 42%.
 - Additionally demonstrates a 3.2% IPC gain on highly constrained cores that lack any memory dependence prediction.
 - Additionally demonstrates a x% IPC gain when modelling a limited number of MDP read ports.
- (currently only includes 2 benchmarks) Evaluates Spec2017 FloatSpeed and demonstrates on average: 87% of MDP load queries are redundant, IPC improves by 0.1% & MDP power reduces by 6.5% on the smallest core, whereas the largest core maintains IPC and reduces MDP power by x%.
 - Additionally demonstrates a 16.5% IPC gain on highly constrained cores that lack any memory dependence prediction.
 - Additionally demonstrates a x% IPC gain when modelling a limited number of MDP read ports.

2 Background & Related Work

- LSQ, MDP, store sets, PHAST
- my original ARCS paper
- store distances paper & comparison to us
- constable
- LLVM store queue search skip paper
- LSQ scalability labelling paper

3 Method

- justifying PGO: how PGO is commonly used and static analysis (even SVF) doesn't work

4 Evaluation

- experimental design
- cpu size selection reasoning
- IPC
- False deps
- Lookups
- Energy
- Violations
- Read ports - PGO & threshold distance scaling
- Prior store distance work comparison
- Constable coverage comparison

This section presents the experimental results using our PGO technique. It highlights the extent of redundant memory dependence predictor queries found in general-purpose workloads and their impact on IPC and power usage. Our results demonstrate that a large portion of predictor activity can be avoided, leading to improvements in performance, power usage, and even that PND load labels can serve as a partial replacement for the memory dependence predictor unit, all with zero hardware overhead. Furthermore, we examine the generalisability of our generated store distance profiles to unseen inputs and provide a comparison to similar prior work [?].

4.1 Experimental Design

We use Gem5 to simulate various CPU size configurations, using parameters from real-world CPUs. Each CPU uses either the Store Sets or PHAST predictor depending on which performs best for that size configuration’s area budget. We find Store Sets performs best with smaller areas whereas PHAST is better when allowed a larger area. We also evaluate a highly-constrained core using the S5 configuration. In this CPU, there is no memory dependence predictor, and all loads are stalled conservatively on unresolved stores. This analysis investigates the potential impact on very small cores that perform general-purpose computation, such as those found in smartwatches.

Table 1: Parameters of processor components for each simulated model

		S5	A14	M4
Instruction Window	ROB:	90	198	986
	IQ:	60	90	456
	LQ:	30	42	128
	SQ:	15	18	72
Pipeline Width	Fetch:	90	198	986
	Decode:	60	90	456
	Issue:	30	42	128
	Commit:	15	18	72
L1 Cache	L1D:	90	198	986
	L1I:	60	90	456
	MSHRs:	4	8	32
	Ports:	1	1	1
L2 Cache	L2:	60	90	456
	MSHRs:	20	32	96
Store Sets	SSIT:		198	
	LFST:	N/A	90	N/A
	Clear Period:		42	
PHAST	Rows			192
	Assoc:	N/A	N/A	90
	Tag Bits:			42
	Counter Bits:			10
MDP Read Ports:		N/A	2	4

The full configuration for each model is detailed in Table 1. All CPUs except the S5 utilise a 64KB TAGE-SC-L for branch prediction and a DCPT prefetcher. To more accurately model the constrained size of the S5, it employs a tournament predictor with 2k local and




Figure 1: IPC % changes for each CPU model on each intspeed benchmark.




Figure 2: IPC % changes for the no MDP S5 model on each intspeed benchmark.

8k global entries and a stride prefetcher. We evaluate the Spec2017 Intspeed and Floatspeed benchmarks using up to 10 simpoints, with an interval of 100M instructions and a warm-up of 10M. Gem5 is modified to bypass MDP lookups for labelled loads and to avoid creating new entries in the case of a memory order violation. Violating labelled loads still roll back as normal and do not alter program semantics. The Gem5 results are subsequently processed by an extended McPat, which models Store Sets or PHAST as applicable (or upstream McPat for the S5).

4.2 IPC

4.3 MDP Queries

4.4 Power

4.5 Violations

4.6 Read Port Impact Estimation

Real processors have a limited number of read ports for each predictor component. If the MDP has two ports, up to two memory operations can be dispatched per cycle. Gem5 does not model this behaviour by default as it is a lower level detail that is hard to represent faithfully at the level of abstraction it simulates. Due to the relevance of this detail to our proposed technique, we provide an estimation of impact on IPC that load labels could potentially provide when read ports are constrained. We generously assume predictions always arrive in a single cycle for both Store Sets and PHAST.

We model this by assigning a number of MDP read ports for each processor model, listed in Table 1. Dispatch is modelled to block should the number of relevant memory operations dispatched each cycle surpasses the number of read ports. This includes both loads and stores for Store Sets, and only loads for PHAST. The number of in-use ports results to zero on every cycle. This will provide a rough estimation of the impact of PND loads on workloads with a

349	high density of memory operations.	6	Future Work	407
350	For clarity, the number of read ports has no effect on any other		-serverless workloads	408
351	results presented in this paper.		-JITs	409
352				410
353	4.7 Profile Analysis & Threshold Sensitivity	7	Conclusion	411
354	5 Threats to Validity			412
355	- encoding space			413
356	- intended for specific target compilation			414
357				415
358				416
359				417
360				418
361				419
362				420
363				421
364				422
365				423
366				424
367				425
368				426
369				427
370				428
371				429
372				430
373				431
374				432
375				433
376				434
377				435
378				436
379				437
380				438
381				439
382				440
383				441
384				442
385				443
386				444
387				445
388				446
389				447
390				448
391				449
392				450
393				451
394				452
395				453
396				454
397				455
398				456
399				457
400				458
401				459
402				460
403				461
404				462
405				463
406				464