




BZL inglification B= Ic DC Analysis > Por Ic = hge toragh b/w input current IB I input voltage VEB at INPUT CHARACTERISTICS : constant output vollage VCE TB=TE-Te SOM VCET, Ict RE at nonstant Dynamic input existance DIR OUTPUT CHARACTERISTICS: Graph between output unvient I output voltage Vos at constant input invient IR VBB fined to V → Jo → FB. & Jo → FB -> Transistor is in Saturation selgion acts as closed switch police agents IB = OMF


Change in collector emitter voltage courses little change in sollector arrent for constant base current to : Output dynamic resistance is high A = AVCE for constant IB Output characteristics count of 3 segious. ACTIVE REGION JE > F.B. J. R.B. SATURATION REGION The Saturation value of Vor usually ranges 6/ w olv to 03V CUT-OFF REGION: Jef Je are RB Region below Ig=0 Common Collector Configuration Imput is applied b/w base + collector INPUT CHARACTERISTICS : Synaph b/w input overent IB & lurent Amplification factor y = IE





RE is used to writest the surrent so it comed \* loupling lapacitor: It is used to hink only the Ac, from one circuit element to another The capacita blocks the DC signal from entering the on doment of this only AC signal is passed -> Used in andro circuits as the speech is an AC signal user talks into the incrophine \* Co is used to link imput Vin to the base termin \* Coz is used to link collector ferminal to the only As Vm 1 IBT - Ict of home It :. There is a significant drop over resistor of R. Ich which in furn reduces the output across AB \* So a bypass rapartor is connected uparallel to provi a lower impedance path to current 80 majority of the current flows through the & bypass capacitor C, Drop across Re is very less & organificant output is obtained Dig = DVin BAR = Dic BAVm AVe=-AZeRe=-BRe Avm ΔVo = - βRc > vollage gain A. Single Stage Amphifier: Single Vin is amphified tot yain of it stage amplifier: B"





lave III : Vigo >0 Due to the polarity of Vors minority carriers - hoter & ha p ype substrate will get accumulated in n channel Hence, the no of e in the channel increases. . I surrent Bill increase abutation segion (or timear aging) \* almic region is the locus of the points taken just Defore the mount is saturating out of Legion ransfer Characteristics: output airsent input voltage \* Relationship 6/w Vas & I will give Transfer Maraclaristics of MOSFET (nchanne - D MOSFET Depletion linhancement action \* In depletion MOSFET, there are 2 regions Deplation region Enhancement region FET's are voltage controlled derices. Controlling by change the input voltage V

hurrout eg for a channel D-MOSFE


To = Toss (1- Vois) E-MOSFET: LSS 13 11 3 3 3 4 X 1) VGS = 0 There is no path for current to fow as there is no channel available ( circuit is not complete) 1i) Vors >0 ]

Due to the planty of battery, holes in substrate get repelled of


the e-get attracted Dul to insulator, e- ramnot cross so they


accommodate of form a visual channel


Inversion As Vos is 7. the e- overcome the recombination process? get attracted by the tre forminal of form an inversion layer : \* A channel is made available for current to the \* The minimum value of Vos voltage required for form a channel is known as Threshold Voltage (4) After VGs = VT, Vos battery is connected. Two pre junctions are formed inchannel & psubstrate \* Both prijunctions are Preverse biased 4 depletion layer is formed -> 16/w drain & substrate, other b/w downe & obeptetion region in case of 1st pn junction diode T. \* Value of Vos for which the inversion layer becomes very marrow is known as pinch off condition At pinch of condition, value of current is max or we can say it is saturating As Vot, vollage b/w gate of drains Punch off: Vos(wax) = VC15 - VT



ideally, op-amp >> 00 input lesistance device input wrient -0 perational Amplifier used for add " subt" integeration, differentiation A- won- westing amplific inverting, I non inverting I wan i wer (1 inverting 1 Output - Vout A - open loop gain (no feedback is taken - no output component leffective input: V-V Operational or Differential Amplifier Caiff blo v, fv, Vout = A(V1-V2) - non inverted Vout = AV, of V is grounded: Vout = - AV = inverted V, is grounded given on the terminal, output will be in phase ( not -ve terminal, output will be 120° out of input phase (inverted) Internal Block Schematic of op any Input! (YPRMY) (YPR) List i/p, single o/p Bufferstage on the Shifter Output Intermediate. stage Input tompust 2 8tage intolonized 'Balanced' 3 many differential amplifiers bascaded Blage 2 antputs







younded, a small voltage occurs at the output.


Vios should ideally be [zero]. (due to move) To make this zero, small -ve voltage is provided at one of the terminals Input Bias current (x/4/1/2) Ideally, since its impedance is so, there should be no swerent flowing into the i/p terminals Practically I very small currents flow Iby Terminal Iby Terminal 2 -> Hias current, I = Ib1 + Ib2 Ideally, I should be [zero] vi) Autout offset voltage: Voltage existing at the output when inputs all zero due to input offset voltage & input bias merent (Voos) (Ideally, Voos should be kers) 12) Solem Kate: Max nate of change of output voltage with S=dVolance vollage/microsecond Yower Supply Kejection Katio (PSRR): The ratio of change in input offset voltage due to change in supply voltage producing it Keeping other power supply PSRR = AVios


AVEE I Vec constant Ideally, FSRR should be zero (1) Ideally, bandwidth should be a. Visheal Symmed loncept: any one of the input is grounded, then other is also workfally grounded.


Loth are virtually short Mosed Loup System would be invaled as super is given on invaling his


if B is grounded?

without ground concept, VA = 0









Practically 0.5 V/MS I deally Slew rate

The PSRR 30mA 30 MV/V 0