

Unit - 2

Page No.	
Date	



Transistor is a three terminal device

- Base : lightly doped
- emitter : Heavily doped
- collector : Moderately doped


Collector area > emitter area > Base area

BJT has 2 depletion regions:

One b/w emitter & base ; Another b/w base & collector

★ For both npn & pnp transistors, $I_E = I_B + I_C$

∴ I_B is very small, I_E & I_C are nearly equal, however $I_E > I_C$




★ A transistor is a semiconductor device used to amplify or switch electronic signals & electrical power. It can be used to both conduct & modulate electric current or voltage.

Bipolar
 both e^- & holes
 contribute to
 current
 BJT
 2 junctions
 are formed
 J_E & J_C
 Transferred resistance
 transistor

Page No.
 Date

Region	Emitter-base junction	Collector-base junction	Applications
Active	Forward biased	Reverse biased	Amplifier
Cut-off	Reverse biased	Reverse biased	Off-switch
Saturation	Forward biased	Forward biased	On-switch
Inverse Active	Reverse biased	Forward biased	-




★ width of BE depletion region \ll width of CB depletion region
 (because emitter is heavily doped)

Working of ~~npn~~ npn

in active mode, $J_E \rightarrow F.B$ & $J_C \rightarrow R.B$

$V_i = I \times R_i$ <p> $\langle \text{low resistance} \rangle$ \downarrow very small \downarrow small input voltage </p>	$V_o = I \times R_o$ <p> $\langle \infty \text{ resistance} \rangle$ \downarrow very high \downarrow high output voltage </p>
---	--



emitter current \rightarrow e^- from emitter cross the junction & recombine with holes in the base. Base is very thin & lightly doped so most of the e^- will pass to the collector. Side of them to the terminal of external dc source. This constitutes collector current.



$$I_E = I_B + I_C \quad \star e^- \text{ are majority carriers}$$

Collector current is larger than base current

Working of pnp (in Active region)



$$I_E \rightarrow F.B.$$

$$I_C \rightarrow R.B.$$

Holes in emitter flow towards base (Emitter current)

Very few ^{holes} in base combine with e^- in base (Base current)


Most holes pass to the collector & then to +ve terminal of external dc source

(Collector current)

$$I_E = I_B + I_C$$

\star Holes are majority carriers

Common Base Configuration



$$I_E = I_B + I_C$$


$$\alpha = \frac{I_C}{I_E} \quad \alpha < 1$$

$$\alpha \approx 0.96 - 0.99$$

Current Amplification factor

Input Characteristics:

Graph b/w input current I_E & input voltage V_{EB} at constant output voltage V_{CB}



$$I_E = I_B + I_C$$


if $V_{CB} \uparrow$, $I_C \uparrow$ hence $I_E \uparrow$

Dynamic Input resistance, $r_i = \frac{\Delta V_{BE}}{\Delta I_E}$ < for constant output voltage >

After the cut-in voltage, emitter current \uparrow rapidly for small \uparrow in emitter base voltage.
Thus, input resistance is very small.

Output characteristics

Graph b/w output current I_C & output voltage V_{CE} at constant input current I_E .



The output characteristic has 3 basic regions:

- Active
- Cut off
- Saturation

ACTIVE:

$I_E \rightarrow F.B$ & $I_C \rightarrow R.B$

- ★ collector current is approximately equal to emitter current
- & transistor works as an amplifier

collector current is almost constant

dynamic output resistance, $r_o = \frac{\Delta V_{CB}}{\Delta I_C}$

Output resistance is very high.


- ★ collector current is almost independent of collector-base voltage V_{CB}

SATURATION: I_E & I_C are F.B.

collector current is independent of V_{CB}

CUT-OFF: I_E & I_C are R.B.

Common emitter configuration




$$I_E = I_B + I_C$$

Current amplification factor $\beta = \frac{I_C}{I_B}$ $\beta > 1$

DC Analysis $\rightarrow \beta_{dc} = \frac{I_C}{I_B} = h_{fe}$

INPUT CHARACTERISTICS:

Graph b/w input current I_B & input voltage V_{BE} at constant output voltage V_{CE}



$I_B = I_E - I_C$

so if $V_{CE} \uparrow$, $I_C \uparrow$
 & $I_B \downarrow$

Dynamic input resistance $r_i = \frac{\Delta V_{BE}}{\Delta I_B}$ at constant V_{CE}


OUTPUT CHARACTERISTICS:

Graph between output current I_C & output voltage V_{CE} at constant input current I_B

$V_{BE} \rightarrow$ fixed to V
 & $V_{CC} = 0$

$\rightarrow I_E \rightarrow F.B.$ & $I_C \rightarrow F.B.$

\rightarrow Transistor is in saturation region & acts as closed switch



Change in collector emitter voltage causes little change in collector current for constant base current I_B
 \therefore Output dynamic resistance is high

$$r_o = \frac{\Delta V_{CE}}{\Delta I_C} \text{ for constant } I_B$$

Output characteristics consist of 3 regions:

① ACTIVE REGION

$I_E \rightarrow F.B.$ $I_C \rightarrow R.B.$

② SATURATION REGION


$I_E \rightarrow F.B.$ $I_C \rightarrow F.B.$

The saturation value of V_{CE} usually ranges b/w 0.1 V to 0.3 V.

③ CUT-OFF REGION:

I_E & I_C are R.B. Region below $I_B = 0$


Common collector configuration



Input is applied b/w base & collector

INPUT CHARACTERISTICS: Graph b/w input current I_B & input voltage V_{CB} at constant output voltage V_{CE}

Current Amplification factor $\beta = \frac{I_C}{I_B}$




$$V_{CE} = V_{CB} + V_{BE}$$

★ For fixed V_{CE} , as $V_{CB} \uparrow$, width of depletion region \uparrow & $I_C \uparrow$ due to this the effective base width \downarrow & $I_B \downarrow$

For fixed V_{CB} , as $V_{CE} \uparrow$ or $V_{BE} \uparrow$, $I_B \uparrow$ because more & more e- are pushed by the emitter terminal

Dynamic input resistance, $r_i = \frac{\Delta V_{CB}}{\Delta I_B}$ (for constant V_{CE})

OUTPUT CHARACTERISTICS : Graph b/w output current I_E & output voltage V_{CE} at constant input current I_B



$I_E \approx I_C$
 \therefore Output graphs are same.
 (CE & CC)


Dynamic output resistance, $r_o = \frac{\Delta V_{CE}}{\Delta I_E}$ (at constant I_B)

★ Relationship b/w α , β & γ :

★ $\beta = \frac{\alpha}{1-\alpha}$

★ $\gamma = 1 + \beta$

Common emitter Amplifier



V_{BB} & V_{CC} are biasing ^{DC} voltages. They bias the transistor in such a manner that $I_E \rightarrow F.B.$ & $I_C \rightarrow R.B.$


$I_B + i_b$ due to AC voltage (V_m)

As $V_m \uparrow$, $i_b \uparrow \rightarrow i_c \uparrow$ [as $i_c = \beta i_b$ & $\beta > 1$]

$$\therefore |i_c R_C| \uparrow = |V_o|$$

I_E becomes more F.B. $V_o = -i_c R_C = -\beta I_B R_C$

- ★ In common emitter amplifier, input & output are 180° out of phase



DC signals are just for biasing. Amplification of ac signal takes place.

- ★ Common emitter is the only configuration in which input & output are 180° out of phase [applying KVL]

→ Used in audio circuits as the speech is an AC signal when user talks into the microphone

- ★ C_{e1} is used to link input V_{in} to the base terminal
- ★ C_{e2} is used to link collector terminal to the output

\therefore There is a significant drop over resistor R_E $[R_E \cdot I_E]$ which in turn reduces the output across AB.

★ So a bypass capacitor is connected in parallel to provide a lower impedance path to current. So majority of the current flows through the ~~to~~ bypass capacitor C_1 . Drop across R_E is very less & significant output is obtained.


$$\beta \Delta i_B = \Delta i_C = \beta \frac{\Delta V_{in}}{R_B}$$

$$\Delta V_o = -\Delta i_c R_c = -\beta \frac{R_c}{R_B} \Delta V_{in}$$


$$\frac{\Delta V_o}{\Delta V_{in}} = -\beta \frac{R_C}{R_B} \rightarrow \text{voltage gain } A_v$$

Single Stage Amplifier: Single V_{in} is amplified to produce

Gain of n^{th} stage amplifier: β^n



Gate does not have direct connection with channel.




In n channel, p type contribute in current

★ Case-II : $V_{GS} < 0$

Due to negative V_{GS} , electrons leave the channel. Hence, no of e⁻ decreases. $\therefore I_D$ decreases.


- ★ FETs are known as unipolar because current flows only due to one type of charge carriers.

flow of e^-



On $\uparrow V_{DD}$, e^- flow \uparrow

- ★ Case-I: $V_{GS} = 0$




In n channel, p type substrate is very lightly doped & does not contribute in current flow.

- ★ Case-II: $V_{GS} < 0$

Due to negative polarity of gate, the e^- will get repelled & leave the channel & go into the substrate leaving behind holes & combine with holes in the p type substrate.

Hence, no. of e^- available in the channel will decrease.


∴ I_D decreases



★ V_{GS} for which I_D is zero is known as pinch off voltage.
 $V_{GS} = V_P$

★ Case III: $V_{GS} > 0$

Due to the polarity of V_{GS} , minority carriers \rightarrow ~~holes~~ e^- from p-type substrate will get accumulated in n-channel. Hence, the no. of e^- in the channel increases.
 $\therefore I_D$ current will increase




(or linear region)
 ★ Ohmic region is the locus of the points taken just before the current is saturating.

Transfer Characteristics:

input voltage V_{GS} \rightarrow output current I_D

★ Relationship b/w V_{GS} & I_D will give Transfer Characteristics of MOSFET (n-channel - DMOSFET)



no current is being contributed from p-type substrate or channel is depleted of e^- as they flow to p-type


★ In depletion MOSFET, there are 2 regions: Depletion region & enhancement region

★ FETs are voltage controlled devices. Controlling by changing the input voltage V_{GS} is controlling the output current I_D .

current eqⁿ for n channel D-MOSFET:


$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

E-MOSFET:




i) $V_{GS} = 0$

There is no path for current ~~to~~ to flow as there is no channel available. (circuit is not complete)



ii) $V_{GS} > 0$

Due to the polarity of battery, holes in substrate get repelled & the e^- get attracted. Due to insulator, e^- cannot cross so they accumulate & form a virtual channel.



As V_{GS} is \uparrow , the e^- overcome the recombination process & get attracted by the +ve terminal & form an inversion layer. \therefore A channel is made available for current to flow.

★ The minimum value of V_{GS} voltage required for forming a channel is known as Threshold Voltage (V_T).
After $V_{GS} = V_T$, V_{DS} battery is connected.


Two pn junctions are formed n-channel & p-substrate.
★ Both pn junctions are reverse biased. & depletion layer is formed \rightarrow b/w drain & substrate, other b/w source & substrate.

As V_{DS} is increased, it means reverse biasing voltage is \uparrow .
 \therefore Depletion region in case of 1st pn junction diode \uparrow .

★ Value of V_{DS} for which the inversion layer becomes very narrow is known as pinch off condition.
At pinch off condition, value of current is max or we can say it is saturating.

$V_{GT} - V_D = V_{GS} - V_{DS}$
As $V_D \uparrow$, voltage b/w gate & drain \downarrow .

Pinch off: ★ $V_{DS(max)} = V_{GS} - V_T$



the recombination process of
 initial & form an inversion
 available for current to flow
 voltage required for forming
 threshold voltage (V_T)
 connected.


und nchannel & p substrate
 verse biased & depletion
 substrate, other b/w source & substrate
 verse biasing voltage is ↑.

- Channel is created at V_T (Threshold voltage)
- ★ Beyond V_{DS} (or pinch off), the ~~sg~~ inversion layer is detached (or loses contact) with upper n channel. The 2 n channel won't remain connected by inversion layer.
- ★ But current will still flow as V_{GS} is sufficient & e⁻ have gained enough K.E. to move from 1 n region to another & in this case current will become constant.

★
$$I_D = K (V_{GS} - V_T)^2$$

↓
device constant

- ★ MOSFETs are voltage controlled resistors.
- ★ In Ohmic region (or linear region) MOSFET can be used as Voltage controlled resistor.
- V_{GS} controls the inversion layer. It controls the amount of charge carriers in the inversion layers.




ideally, op-amp $\rightarrow \infty$ input resistance device
input current $\rightarrow 0$

Page No.	
Date	

Operational Amplifier

can be used for addⁿ, subⁿ, integration, differentiation



2 input $\rightarrow V_1 \& V_2$ (1 inverting, 1 non inverting)

2 supply $\rightarrow V_+ \& V_-$ (1 inverting, 1 non inverting)

1 Output $\rightarrow V_{out}$

$A \rightarrow$ open loop gain (no feedback is taken \rightarrow no output component is given to input)

Effective input: $V_1 - V_2$

Operational or Differential Amplifier
(diff b/w $V_1 \& V_2$)


$$V_{out} = A(V_1 - V_2)$$

If V_2 is grounded: $V_{out} = AV_1$ \rightarrow non inverted

If V_1 is grounded: $V_{out} = -AV_2$ \rightarrow inverted

★ If input is given on +ve terminal, output will be in phase (not inverted)


If input is given on -ve terminal, output will be 180° out of phase (inverted)



★ In stage 2, DC level is rising as capacitors are not attached.

★ Output Req:

- Low impedance
- Full output voltage swing (not clipped)
- High current sourcing & sinking capability




or Push pull Complementary amplifier

★ Output voltage is going to lie b/w V_{CC} & $-V_{EE}$


- Push pull Transistors are used in output stage.
- First op-amps were created using vacuum tubes.
- Nowadays, op-amps use BJTs, MOSFETs cascaded together.

★ Gain of op amp $\rightarrow 10^5$ or 10^6


Input stage \rightarrow Differential Amplifiers
Intermediate stage \rightarrow Multi stage Cascaded Amplifiers
Buffer stage \rightarrow Buffers



Open loop configuration of op-amp
o/p is not taken to input as feedback.
There is no feedback mechanism.



Non inverted output



Inverted output

$$V_o \propto (V_1 - V_2) \rightarrow V_o = A_d (V_1 - V_2)$$

differential gain & open loop gain

$$V_1 - V_2 = V_d \rightarrow V_o = A_d V_d$$

differential voltage

Common Mode Gain (DC)

$$\text{If } V_1 = V_2 \rightarrow V_o = 0 \rightarrow \text{ideally, } V_1 + V_2 \propto V_o$$

$$\rightarrow V_o = A_c \left[\frac{V_1 + V_2}{2} \right] \rightarrow V_o = A_c V_c$$

Practically, $V_o = A_d V_d + A_c V_c$, common mode voltage

In ideal scenario, $A_c V_c = 0$

$$\therefore \text{Ideally, } V_o = A_d V_d$$

★ Common Mode Rejection Ratio (CMRR)

The ability of an opamp to reject a common mode signal is expressed as a ratio known as CMRR (P)

$$\star \text{CMRR (P)} = \left| \frac{A_d}{A_c} \right|$$


Ideally, CMRR should be infinite because ideally A_c should be zero

★ CMRR is expressed in decibels (dB)



$$CMRR(p) = 20 \log \left| \frac{A_d}{A_c} \right| \text{ in dB}$$

Q.



$$V_o = A_d V_d + A_c V_c$$

$$= 5000 (60) \times 10^{-6}$$

$$\rightarrow CMRR(p) = 20 \log \left| \frac{A_d}{A_c} \right| \quad \because CMRR \text{ is not given in dB}$$

$$\rightarrow 10^5 = \left| \frac{A_d}{A_c} \right|$$

$$A_c = \frac{5000}{10^5}$$

$$\rightarrow V_o = 5000 (60) \times 10^{-6} + 5000 \times 10^{-5} \left(\frac{240 + 300}{2} \right)$$

$$= 0.34$$

$$= \boxed{300.0135 \text{ mV}}$$



Ideal op amp characteristics :

(i) Open loop gain (A_{OL}) \rightarrow ideally it should be ∞ .

(ii) I/p impedance (R_{in}) \rightarrow equivalent resistance which is measured at either of the 2 terminals with the other terminal grounded.

★ Ideally, R_{in} should be ∞ .

(iii) O/p impedance (R_o) \rightarrow equivalent resistance measured b/w output terminal of op amp & ground.

★ Ideally, R_o should be 0 .

$\langle V_{ios} \rangle$

v) Input offset voltage: Even when both the input terminals are grounded, a small voltage occurs at the output.

★ V_{ios} should ideally be zero. (due to noise)

To make this zero, small -ve voltage is provided at one of the terminals.

i) Input Bias current $\langle I_b, I_{b1}, I_{b2} \rangle$

Ideally, since i/p impedance is ∞ , there should be no current flowing into the i/p terminals.

Practically, very small currents flow.

$I_{b1} \rightarrow$ Terminal 1

$I_{b2} \rightarrow$ Terminal 2

★ \rightarrow Bias current,
$$I_b = \frac{I_{b1} + I_{b2}}{2}$$

Ideally, I_b should be zero.

vi) Output offset voltage: Voltage existing at the output when inputs are zero due to input offset voltage & input bias current. $\langle V_{oos} \rangle$ (Ideally, V_{oos} should be zero)

vii) Slew Rate: Max rate of change of output voltage with time. ★ $S = \frac{dV_o}{dt} \Big|_{max}$ ★ Ideally ∞

unit: $V/\mu s$
voltage/microsecond.

iii) ★ Power Supply Rejection Ratio (PSRR):

The ratio of change in input offset voltage due to change in supply voltage producing it. Keeping other power supply voltage constant. ★

$$PSRR = \frac{\Delta V_{ios}}{\Delta V}$$

or $PSRR = \frac{\Delta V_{ios}}{\Delta V_{EE}} \Big|_{V_{CC} \text{ constant}}$

Ideally, PSRR should be zero


(3) Ideally, bandwidth should be ∞

Virtual Ground concept :

ideal
behavior: $I_{b1} = I_{b2} = 0$


If any one of the input is grounded, then other is also
virtually grounded

& both are virtually short



Closed Loop System

**INVERTING
AMPLIFIER**



Feedback
or
Closed Loop System

- o/p would be inverted as input is given on inverting term
- $I_b = 0$ { $\because R_i \rightarrow \infty$ (ideally) }
- $V_E = 0$ { \because pt B is grounded }
- By virtual ground concept, $V_A = 0$

$$I = \frac{V_{in} - V_A}{R_1} \quad \text{[input side]}$$

$$I = \frac{V_A - V_o}{R_f} \quad \text{[output side]}$$


Equating both: $V_A = 0$ [$\because V_B = 0$, by virtual ground concept]

$$\frac{V_{in}}{R_1} = -\frac{V_o}{R_f}$$




$$\rightarrow V_o = \left(\frac{-R_f}{R_1} \right) V_{in}$$

Amplification factor



NON-INVERTING AMPLIFIER



current direction is this because $I_b = 0$ & feedback is going here.

\rightarrow o/p would be non inverted as input is given on non inverting terminal

$\rightarrow V_B = V_{in}$
 $V_A = V_B$ [By virtual ground or virtual short concept]

$$\rightarrow V_A = V_B = V_{in}$$

$$I = \frac{V_o - V_A}{R_f} = \frac{V_o - V_{in}}{R_f} \quad \text{[output side]}$$

$$I = \frac{V_A - 0}{R_1} = \frac{V_A}{R_1} = \frac{V_{in}}{R_1} \quad \text{[input side]}$$



equating both:

$$\frac{V_o - V_m}{R_f} = \frac{V_m}{R_i}$$

$$\frac{V_o}{R_f} = \frac{V_m}{R_i} \left\{ 1 + \frac{R_f}{R_i} \right\}$$



$$V_o = \left(\frac{R_i + R_f}{R_i} \right) V_m$$



②

$$V_o = \left(\frac{R_i + R_f}{R_i} \right) V_m$$

$$V_o = \left(-\frac{R_f}{R_i} \right) V_m$$

③ o/p is non inverted
(o/p is in phase with input)

o/p is inverted
(o/p is out of phase, 180° shift)

④ Voltage gain always
greater than one
 $\left[1 + \frac{R_f}{R_i} \right]$

voltage gain can be adjusted
equal to, less than or more
than 1. $\left[\frac{R_f}{R_i} \right]$


Ex: An op-amp is used in non inverting mode with
 $R_i = 1k\Omega$; $R_f = 15k\Omega$, $V_{cc} = \pm 15V$
 Calc. voltage for (i) $V_m = 150mV$
 (ii) $V_m = 2V$

$V_o = 24V$ for inverting: $V_o = -2.25V$
 for inverting: $-15V$ (saturated output)
 $\{0.9(-15)\}$

Q2. $R_i = 1K\Omega$, $R_f = 12K\Omega$, $V_{cc} = \pm 15V$. Take output voltage when:
 (i) $V_{in} = 250mV$ (non-inverted)
 (ii) $V_{in} = 3V$

(i) $V_o = (1+12) \times 250 \times 10^{-3} = 13 \times 25 \times 10^{-2} = 3.25$

(ii) $V_o = 13 \times 3 = 39V \rightarrow$ not possible
 $V_o = 15V$ (saturated o/p)



$V_a = 2V$
 $V_b = 4V$
 $R_a = R_b = 1K\Omega$
 $R_f = 3K\Omega$
 $R_i = 1K\Omega$


$$I_1 = \frac{V_a - V_1}{R_a}$$

$$I_2 = \frac{V_b - V_1}{R_b}$$

$$\rightarrow I_1 + I_2 = 0 \rightarrow \frac{V_a - V_1}{R_a} + \frac{V_b - V_1}{R_b} = 0$$

$$\begin{aligned}
 V_1 &= \frac{V_a R_b + V_b R_a}{R_a + R_b} \\
 &= \frac{(2+4) \times 10^3}{2 \times 10^3} = 3V
 \end{aligned}$$


$$\begin{aligned}
 \rightarrow V_A &= 3V \\
 \frac{V_o - V_A}{R_f} &= \frac{V_A - 0}{R_i} \rightarrow \frac{V_o - 3}{3} = \frac{3}{1} \rightarrow \boxed{V_o = 12V}
 \end{aligned}$$



$$V_o = \left(1 + \frac{R_f}{R_i}\right) V_m$$

$$= \left(1 + \frac{20}{10}\right) \times V_m$$

$$= 3 \times V_m$$



Example of:
 op amp:

IC-741 → 8 pin IC
 10/p

offset null	1	8	no connection	✓ → 4 i/p
✓ inverting i/p	2	7	+Vcc ✓	
✓ non-inverting i/p	3	6	o/p	
✓ -Vee	4	5	offset null	

to be used to
 set input offset
 bias

7 pins are used, 1 is not used, 2 of 7 set nulls

	Ideally	Practically
A _{OL}	∞	2 × 10 ⁵
R _{out}	0	75Ω
R _m	∞	2MΩ
I _{bos}	0	20nA
V _{ios}	0	2mV
Bandwidth	∞	1MHz
CMRR(p)	∞	200

	Ideally
Slew rate	∞
I_b	0
PSRR	0

Practically

 $0.5 \text{ V}/\mu\text{s}$ $30 \mu\text{A}$ $30 \mu\text{V}/\text{V}$