## Basic Periptorerals and their interfacing with 2086/08

- → We discuss general peripheral devices and their interfacing techniques with the microprocessor.
- > In the minimal working system configuration of a general microprocesses we consider a keyboard, display system, we consider a keyboard, display system, memory explim and No ports along with the CPV.

All the above devices one called peripherals

- There are also some additional devices like dedicated peripheral devices like PZC (programmable interrupt controller)

  DMA (direct memory access) controller che CTRT (cathode ray tube) controller che
- -> Interfacing of the above devices with he dealers

Semiconductor memory interfacing: Semiconductor memory Read Only Memory
(ROM) Random Access Memory (RAMS) Static RAM Interfacing: RAM Dynamic RAM. Static RAM -> Here, we consider the interfacing of Static RAM and ROM with 8086/2088. -> Suniconductor memorile are organized as 2D arrays of memory locations. 6x1- 4xx8 or 4x byte memory contains 4096 locations, where each location can store 8 bit data and only one of 4096 locations can be relected at a time. once a location is believed, all the bits is it are acceptible using, a group of conductors called 'data bue'

To address lines are required.

To address a memory location out of

To address a memory location out of

No remary locations we require

No remary locations we require

No - 109 2 Vines.

However if out of PN locations

only p memory locations are to be

only p memory locations are to be

interfaced, then the heast significant

p address lines out of the available of

lines can be directly connected to the

lines can be directly connected to the

number drip, while the semaining (n-p)

memory drip, while the semaining (n-p)

memory drip, while the semaining (n-p)

memory drip address lines can be used

higher order address lines can be used

for address decoding (as inputs to the

thip selection logic)

The memory address depends on the hardware circuit weed for devoding the chip select (CE).

The output of the decoding whent is connected with the CS pin of the nemony this.

- > The general procedure of static nempy interpaing with 8086 is described as follows:
  - 1) Arrange the available memory chipe eo as to Obtain 16 bit data bue widts. The upper & bit bank is called the

"odd addres memory bonk" The lower & bit bank is called the

" even address nemony bank".

- 3 connect the available memory address. lines of the number this with those of the miuro processor and also connect the neurosy RD and WR inputs to the corresponding processe control signals. Connect the 16 bit data bus of the numory bank with that of 8086.
- (3) The genaining address lines of the mi un processor, BHE and Ao are need for decoding the required chip select signals for odd and even memory banks.

Example?

Interface two 4x x8 EPROME and two 4KX8 RAM Chipe with 8086. Select suitable memory maps.

## Rote:

we know that, after nearly the IP, CS are initialized to foun the address FFFFOH.

Hence, this address must be in the EPROM. The address of RAM may be relieved anywhat in the IMB address space of 8086, bout we will select RAM address such that

the address map of the system is continuous.

B

8k bytes of Errom requires 8k 2 23.20 => 13 address lines (A0-A12).

Address livies A13-A19 can be used for decoding to generate the thip select.

The BHE signal goes low when a transfer is at odd address or higher byte of data is to be accessed.

address, BHE and demultiplexed data lines are readily avoilable for interpaining.

Monory map:

8086 has 20 address lines.

Rom Size = 8K x8

Rom size = &k x &

: nor a address lines held for Rom and RAM 8k = 23.200


:- 13 address lines.

The second of the

Note: If we observe the memory map, we see that address locations in RAM and ROM one consecutive locations.

chip	Silection	logic!	3 × 8	decoder

Derodes 21p Addres / BHE	A2 A13	A1	BHE	Selection Even and odd addresses in Asm
word transper Do-Du	0		O	Adres VI) ~(()
Byte transfer DJ-Do	0	0	1	only odd address in RAM
Byte transfer Do - Dis	0	ţ	0	ony
NOT weel	0	1	1	Even and odd address in for
word transfer Do-Dis	1	0	0	
Bute tranque Dz-Do	l	0	1	only even adales in Rom
Byte transfer Dr - D15	(	l	O	only and
NOT weed.	(	1	J	NOT need



ber

Design an interface between 8086 CPU and how chips of 16k x 8 EPROM and two chips of 32 K x 8 RAM.

31 K x 8 RAM.

Slif the starting address of EPROM suitably.

The PAM address must start at 00000 H.

S.

Note:

The last address in the memby map of the 8086 is FFFFFH. After recelting, the Nocesser efacts from FFFFOH. Hence, this address must lie in the address range of Eprom.

Memory map 1

Rom: 32 K × 8 (Two 16 K × 2 dig).

32 K = 2<sup>5</sup> × 2<sup>10</sup>

15 Address lines are required for Rom.

15 Address lines are required for Rom.

RAM: 64 K × 8 (Two 32 K × 8 dig).

64% = 26 x 2 m : 16 Address lines one required fix RAM.

in chip selections logic uses the address

line A16-A79 for RAM

chip selection logic uses the address

line A15-A19 for ROM.

Note

In this case, we will not use a ducoder logic to dutermine the chip selection logic as the memory map is not continuous.

There is some unused address space between the last RAM address (OFFFFH) and the first EPROM address (P8000H).

Hence, the chip selection logic is implemented wing logic gate.




Fig. 5.2 Interfacing Problem 5.2

Let us select a variable C for memory address pulse, i.e. output of 6-input NAND gate. BHE is abbrevated as B. The chip selection logic can be designed as shown in Table 5.4.

Table 5.4

		I/P	0	/P
	$A_0$	B(BHE)	$C_{I}$	$C_2$
	0	0	0	0
100	0	1 25 25 1	1	0
	1	0	0	l
		The probability of the state of	1	1

$$C_2 = A_0$$


$$C_1 = \overline{BHE}$$

To find out  $\overline{CS}_1$  and  $\overline{CS}_2$  we will have to combine  $C_1$  and  $C_2$  with C.

Idu	ne t	<b>5.5</b>		O/P		
T4 5		I/P				
	$C_1$	C <sub>2</sub>	С	CSı	CS <sub>2</sub>	
	0	0	0	0	0	
	1	0	0	W	1	
	1	1	0	0	1	
	0	1	0	U		

Table 5.5 shows that 
$$\overline{CS_1} = C + C_1 = C + \overline{BHE}$$
 and  $\overline{CS_2} = C + C_2 = C + A_0$   
Similarly we can find out  $CS_3$  and  $CS_4$ .

It is required to interface two chips of 32K X8 ROM and four thip of 32k x = RAM with 8086 according to the following memping map Rom 1 and 2; FODOOH - FFFFFH RAMI and 2 : DOODOH - DFFFFH RAM 3 and 4: E0000H - EFFFF+. 32K = 25x20 = 16 address lines 34 memory map Address A19 A18 A13 A14 A13 A12 A11 A90 A9 A9 A3 A6 A5 Myt3 2 4 h Rom 1 and 2 1 64% Bom E0000H 1110 0000000000000000 ROM 3 & 4 & B4 K RAM RATTO 1 42 64K RATTO



## Dynamic RAM Interfacing:

Therever a large memory is required in a micro computer system, the memory is a micro computer system, the memory dynamic subsystem is generally designed verige dynamic subsystem as it has various advantages RAM as it has various advantages and less packaging density, lower cost, and less power consumption.

A typical etatic RAM cell may regime six translators while dynamic RAM cell requires only a translator along with a requires only a translator along with a capacitor.

Hence, it is presible to obtain higher packaging density and hence low west packaging density and hence low west

-> There are some drawbacks of dynamic RAMS.

The basic dynamic RAM cell veer a capacitor to store the charge as a representation of data. This capacitor is neversel as a diode that is neverse manufactured as a diode that is neverse bristed so that storage capacitance comes into picture.

- This storage capoutance is utilized for storing the charge supresentations of data, but the greverer bringed died to have a leakage current that tends to have a leakage current giving nice to an discharge the capouter giving nice to an efficiently of data lots.
- To avoid this data loss, the data of etered in a dynamic RAM cell must be expreshed after a fixed time interval regularly.

  This process of sugreshing the data is the RAM is known as regreen cycle.
- During this referent period, all other operations reflect to memory subsystem as exercised. Hence the regreet a driving suspended. Hence the regulating is reduced causes loss of time, resulting is reduced explain performance.
- But, because of the advantages like low power consumption, higher partaging density and low west, most computer systems are designed using dynamic Rom, at the west of dynamic Rom, at the west of dynamic Rom, at the west of




Fig. 5.7 Dynamic RAM Refreshing Logic

- The above block diagram, explains the refreshing logic and 8086 interfacing with dynamic RAM.
- Je Each need chip is a 16 K x 1 bit dynamic RAM cell array.
- > The system contains two 16 k byte dynamic RATOS unts.
- -> All the address and data hines are assumed to be available from an 8086 microcomputer system.
- -> The DE pin controls the output

  data buffer of namony chips.
- -> The CE pine are active high chip selects of memory chips.
- The represent yell starts, if the green times goes high green output of regreen times goes high.

  and  $\overline{o}\varepsilon$ ,  $\overline{o}\varepsilon$  alm tend to go high.

- The high CE enables the memory the high DE chip for represhing the high DE prom appearing on prevents the data from appearing on the data bur.
- The 16K×1 but dymamic RAM has an internal array of 128×128 cells, requiring 7 buts for now addresser.

The lower order seven line Ao - A6 are multiplexed with the regresh counter output A10 - A16.

> The pin aerignments for 2164 dynamic RAM are shown below.

RAS and CAS are now and coloumns address atmoses and one driven by the dynamic RAM controller outputs.

An-Az lines one nour or column address lines driven by OUTO-OUTZ outputs of the Controller.

WE pin indicates the memory wonte yells.

- > The DIN and Dout pins are data pins pur write and read operations, suspectively.
- my machine, the representing logic is integrated viside dynamic RAM controller chips like 8203, 8202, 8207 etc.
  - That supports 16k of 64k dynamic RAM controller that supports 16k of 64k dynamic RAM controller. This relection is done using pin 16k/64k.

    This relection is high, \$203 is configured by this prin is high, \$203 is configured to control 16k dynamic RAM, else I control 64k dynamic RAM.
    - The address inputs of 8203 controller accept address lines to 1 to A16 on lines Alo-Aly and Atto-Att.

      Lines Alo-Aly and Atto-Att.

      As line is need to select even or odd bank,
      - -> RD, WR signals indicate whether the cycle is newed or newed winte cycle and one accepted as inputs to 8203 from the microprocessor.




Fig. 5.8 (a) Dynamic RAM controller (b) 1-bit Dynamic RAM

- -> WE signal specifies the mening work yele and are accepted as output from @ 8203 that drives the WE input of the dynamic RAM memory thip.
- -> The OUTO OUT, set of eight pine is an & bit output bus that coveries the multiplexed now and column addresses of a bot to cation is a dynamic RAM chip.
- -> The CAS rignal strobbe the column address on 00To-00Tz.
- -> The RAS, RASo pine should now address on outs - outs, for at the most two banks of 2164 dynamic RAM chips "
  - > An external crystal rowy be applied between to and X, pin, otherwise, with the OPz pin at +124, a clock eignal may be opplied at the prince R.
    - > The PCS prin accepte the chip elgend derived