## Interfacing 2/0 Ports:

10 parts or input/output parts are devices month which the microprocessor communicates with other devices or external data sources/ destinations.

Input activity is the activity that enables the microprocessor to read data from external devices. Like Keyboards, juy sticks, mones etc.

Output activity transfers data from the microprocessor to external devices like CRT display. 7-segment displays, printers etc.

Note that an input durice can only be read and an output durice can only be written.

> 20RD operation is related with reading data proon an input device and not an output device.

Town operation is related to writing data to an output device and not an input device.




Fig. 5.11 (a) Latch (O/P port) (b) Buffer (I/P port)

-> The chip 74LS373, contains & Suffered latther and can be need as an & bit output port.

-> The chip 7423245 contains 8 huffers and may be used as an 8 5st input 74 LS 245 Ga bidisertional buffer,

but while vering it as an injust device, only one direction is neeful. This direction of data transfer is selected by wring its

DIR =1 then direction is from to (248) to Blok's) otherwise direction & prom B (21/p2) to A (0/p3).

- point.
- Derive a device address pulse by decoding the required address of the device and use it as the thip select of the device.
- (3) Use a huitable control signal, ie.

  TORD or 2000R to carry out device operations.

it. Ronnect 20RD to RD input of the device of when connect 20WR to WR input of the device of connect 20WR to WR input of the device device, it is an output device.

In some case, RD or wire control Reports are combined to with durice address pulse to generate the durice select pulse.

## method of Interpaing 210 devices

There are two methods (i) 2/0 mapped (ii) Memby mapped

The main différence between the two approaches 6 that in 210 mapped interprings the durine one viewed as distinct I/o devices and are addressed accordingly. while in nemory-mapped scheme, the during

are viewed as memory locations and are addressed accordingly.

## 210 mapped Addressing:

-> The 8086 processor has 20 address lines. The Sto mapped addressing scheme may use at the most 16 address luies Ao-As or even 8 address live for address devoding.

-> The unuled higher order address lines are zero, while addressing the device.

-> An 210 mapped devices pregnéres the use of IN and OUT instructions for accessing thum.

1/0 mapped method requires less burdware for decoding as least address lines are need.

byte output device or 32 k input and 32 k word output device can be interfaced.

so addition to address and data lune, he address an input durice, we require 20KD to address an culput durice signal, found 20WR to address an culput durice. The 20KD and 20WR signals are used for 10 mapped inter facing.

-> Plo sompred devices one slow in operation.

## Memory mapped Interfacing:

- -> All the available (20) address line are need for address devoding.

  Scomplex hardware for devoding is required.
- -> Each memory mapped Plo durice has a 20 hit address i-e 8086 can have

a many as IM numbery mapped input and as many byte output devices.

Backscally, this is impossible, as memory mapped duries consume the addresses is the memory map of the CPU and nothing will be left as program memory.

- -> Also the nemony locations and memory mapped device cannot have the same addresses.
- -> The MRDC and MRTC Hypnals are used for interfacing in memory mapped lo
  - -> All applicable data toaneger metnutrons ( mov, LEA etc) can be used to communicat with memory mayned 210 duries.
- -> This otherne is factor in operation.

nemory marked scheme is not used.

Hence all the peripherals are essentially mapped duries.

8086 has a 16 bit data the, hence interfacing of s bit devices with 8086 need special consideration.

Neverly 8 bit 2/0 durice are interfaced with lower order data but of 8086 is Da-Do.

The 16 bit durices are interfaced desirty.

The 16 bit data but wing Ao and BHE with 16 bit data but wing Ao and BHE.

problems explaining the actual method of interfacing the during with 8086.

The interfacing hardware always needs the interfacing hardware always needs to the interfacing application program to carry out tryporting application program to carry out the derived operation.



Interface an input post 74L2245 to read the status of switches SW, to SWs.

The switches when shorted, input a 1' else input a 'o' to the microprocesses system.

Store the status is register BL.

The address of the post is 0740H.

80}

- The address, control and data of microprocessor lines , one readily available for interfacing
- As 210 mapped interfacing uses 16 address lines. Address lines Ao-A15 can be need for decoding of the Chip select of the 74LS245 IC buffer.
- -> DIR should be made to 'o' as it has to accept some input data.

are assumed to be readily available at the




Fig. 5.12 Interfacing Input Port 74LS245

the ALP for the above interforing

MOV BL, OOH; clear BL for status

MOV DX, O740H; 16 Lit part address in DX

IN AL, DX; read past 0740H for switch prestions

MOV BL, AL; store status of switches

from AL to BL

HLT:

Here LSB bit of BL corresponds to statue of SW, and MSB of BL corresponds to to etable of SWB.

The pull up recietore one neurosity
because the open ewitches should input
a of to the expless, but TTL port
a of to the expless, but TTL port
as
74LS 245 2511 gread the free input as

Ex:

Design an interface of an input post 74LS245 to read the statue of switches SW, to SWg ag in previous problem, and an output port 74LS373 with 8086. tripplay the number of a key that is present H. from 1 to 8 on a 7 segment display with the help of the output port. Also write an ALP for this tack, assume that only one key is pressed at a time. Draw the schematic of the required hardware. The input post address is 00084 and onfut port address is 000AH.

Col

In the previous phoblem, we have need all the 16 address lines for enabling the chip select pin of the 2/0 buffer 26.

In this case if we observe the address given to 2 nput post and output post and output post all the lugher order address line are or except the lower 4 lines of the address line Ao-A3.

if the we can use only the least infinition of the address for the address for the andrew for the andrew of the 2/p post putper IC.

The post hay have more than one address for example 2358 H, 1728 H stc.

I we can ado convert the address 0008 H as xxx8 H where x denotes a don't care condition.

The disadvantage of this method is that

The disadvantage of this method is that
there can be multiple addresses of the same
port.

Hence to use this scheme for the chipselect enable, the system must have only one must that has the lowest nibble as 84, port that has the lowest may malgunition.

Thus, for smalled expleters, containing bewer 2/0 ports, this echeme is entable and 2/0 ports, this echeme is entable and advantageon as it requires less hardware.




Fig. 5.13 Interfacing Switches and Displays for Problem 5.7

The ALP for the above interfacing corcuit can be:

MOV BL, 00; claser BL for switch Status mov CL,00; clear CL for switch numba XOR AX, AX; clear Acc. and flogs. IN AL, 08H; Read with status , uncrement CL for 1et INC CL switch. ; rotate switch status YY: RCR AL JC XX; If carry halt INC CL ; increment CL for next Rwitch JMP YY , talk corry is 1 XX : mov AL, CL ; Take witch no. in AL mov oat, AL ; out BCD switch no the ordput display HLT

Using 74LS 373 output ports and segment displays, derign a seconds counter with counts from 0 to 9. Draw the mutable hardware schematic and write an intable hardware schematic and write an Alf for this problem.

Alf for this problem.

Alf that a delay of 1 sec is available secure & substantine. Select the problems of a substantine.

let us accume that the output-

let nee nee only 4 LSB address line (A3-A0) to enable the ES pin line 74LS 373 of both IC.

The circuit accepts the input of the count sequence from the micro processors and sends to the output buffer and from there to BCD to 7 leg. devotes IC, from there to BCD to and the 7 segment and from there to enable the 7 segment and from there to enable the 7 segment.




Fig. 5.14 Interfacing Circuit Diagram for Problem 5.8

XX : MOV AL, OOH

YY : XOR AL, AL

OUT 08H,AL

CALL DELAY

INC AL

CMP AL, OA H

JZ XX

JMP YY

: Start from 00

; Clear AL and flags

; Display OH

; Wait for one second

: Increment count for next

; display. Is it above 9H?

; If yes, start from 00,

; else continue.

Program 5.3 ALP for Problem 5.8

Interfacing 16 but input and output ports

- por interfacing a 16 bit output port with 1086, we may use two & sit output ports to form a 16 bit part with a single address.
- addressed as a single 16 bit post with
  - The OUT ineforation of 2086 is able to output 16 bit data directly in a single vycle, and the programming technique is identical to that of technique is identical to that of

OUT POUT\_Add, AX
OUT CDXJ, AX

→ A 16 ist input post may also be interfaced similarly. → Ao and BHE signal are need in interfacing 16 sit




Fig. 5.16 Interfacing a Circuit of 16 bit output port