

Counters & Time Delays:

→ Counters and time delays are important techniques used in applications such as traffic signals, digital clocks, process control and serial data transfer.

→ Counters are used primarily for keeping track of events.

→ Time delays are important in setting up reasonably accurate timing between two events.


→ A counter is designed by simply loading an appropriate number into one of the registers and using INR or DCR instructions.

A loop is established to update the count and each count is checked to determine whether it has reached the final number; if not the loop is repeated.

Time delay :

① Time delay using One Register

- A count is loaded in a register
- A loop is executed until the count reaches zero.

Ex:-				<u>T-states</u>
		MV2	C, FFH	7
loop :		DCR	C	4
		JNZ	Loop	10/7

Calculations:

① Time to execute MV2 instruction.

$$\text{clock freq } = f = 2 \text{ MHz}$$

$$\text{clock period } T = \frac{1}{f} = 0.5 \mu\text{s}$$

$$\therefore \text{Time to execute MV2} = 7T \times 0.5 \mu\text{s} \\ = 3.5 \mu\text{s}$$

② The next two instructions DCR, JNZ form a loop of 14 (4 + 10) T-states. The loop is repeated 255 times.

$$\therefore T_L = (T \times \text{loop T-states} \times N_{10}) \\ = (0.5 \mu) (14) (255) = 1785 \mu\text{s} \approx 1.8 \text{ ms}$$

The T-states for JNZ are shown as 10/7
8085 requires 10-T-states to execute a
conditional jump when it jumps or changes the
sequence of program and seven T-states when
the program falls through the loop (goes to the
instruction following JNZ).

→ In the above case, the loop is
executed 255 times; in the last cycle,
JNZ will be executed in 7 T-states.

∴ Adjusted loop delay

$$\begin{aligned} T_{LA} &= T_L - (3T_{states} \times \text{clock period}) \\ &= 1785.0\mu s - (3 \times 0.5\mu s) \\ &= 1785.0\mu s - 1.5\mu s = 1783.5\mu s \end{aligned}$$

$$\therefore \text{Total Time delay} = \begin{array}{c} \text{Time to execute} \\ \text{Instructions} \\ \text{outside loop} \end{array} + \begin{array}{c} \text{Time to execute} \\ \text{loop instructions} \end{array}$$

$$\begin{aligned} \therefore T_D &= T_0 + T_{LA} \\ &= (7 \times 0.5\mu s) + (1783.5\mu s) \\ &= 1787\mu s \\ &\approx 1.8\text{ms} \end{aligned}$$

Note:- The difference between loop delay T_L and
Total delay T_D is only $2\mu s$ and can be ignored in most
cases.

→ The time delay can be varied by changing the count FFH; however, to increase the time delay beyond 1.8ms in a 2MHz system, a register pair or a loop within a loop technique is to be used.

② Time Delay using a Register pair:

		<u>T-states</u>
<u>Ex:-</u>	LXI B, 2384H	10
loop:	DCX B	6
	MOV A, C	4
	ORA B	4
	JNZ loop	10/7

Discussion: DCX instruction does not set Z flag. Hence we are using MOV A, C and ORA B to check whether BC register pair is zero or not.

∴ the loop is repeated 2384H no. of times.

$$2384H = 2 \times 16^3 + 3 \times 16^2 + 8 \times 16^1 + 4 \times 16^0$$

$$= (9092)_{10}.$$

$$\therefore \text{For } f = 2\text{MHz} \quad T = \frac{1}{f} = 0.5\mu\text{s}$$

The delay in the loop is calculated as

$$T_L = 0.5\mu\text{s} \times 24 \text{ T-states} \times \text{Loop count}$$

$$= 0.5\mu\text{s} \times 24 \times 9092$$

$$\approx 109\text{ms} \quad (\text{without adjusting last cycle}).$$

$$\text{Total delay} = 109\text{ms} + T_0$$

$$= 109\text{ms} + (10 \times 0.5\mu\text{s})$$

$$= 109\text{ms} + 5\mu\text{s}$$

$$\approx 109\text{ms}. \quad (\text{The instruction Lx2 adds only } 5\mu\text{s})$$

③ Time delay using a loop within a loop technique:

		Totals
	MVZ B, 3FH	7T
Loop 2:	MVZ C, FFH	7T
Loop 1:	DCR C	4T
	JNZ Loop1	10/7T
	DCR B	4T
	JNZ Loop 2	10/7T

Discussion:

Loop 1 executes 255 times, every loop involves 14 T-states.
 \therefore time for executing inner loop (loop1): $1783.5 \mu s$.

The execution time of outer loop will be

$$\begin{aligned}
 T_{L2} &= 56 (T_{L1} + 21 \text{ T-states} \times 0.5 \mu s) \\
 &= 56 (1783.5 \mu s + 10.5 \mu s) \\
 &\approx 100.46 \text{ ms}
 \end{aligned}$$

Note: The time delay within a loop can be further increased by using instructions that will not affect the program except to increase the delay. Example: NOP can add four T-states in the delay loop.

Counter Design with Time Delay:

Illustrative program: Hexadecimal Counter

Write a program to count continuously in hexadecimal from FFH to 00H in a system with $0.5 \mu\text{s}$ clock period. Use reg. C to set up a 1ms delay between each count and display the no. at one of the output ports.

MV2 B, 00H

NEXT: DCR B

MV2 C, COUNT

DELAY: DCR C

JNZ DELAY

MOV A, B

OUT PORT #

JMP NEXT

Delay calculations:

→ Delay is accomplished in the inner loop. It involves DCR C, JNZ instructions taking 14 T states.

$$\begin{aligned} \therefore T_L &= (14 \text{ T-states} \times 0.5 \mu\text{s}) \times \text{count} \\ &= (7 \mu\text{s}) \times \text{count} \end{aligned}$$

The delay outside the loop includes

DEC B 4T

MOV COUNT 7T

MOV A, B 4T

OUT PORT 10T

JMP 10T
 35T.

∴ delay outside loop

$$T_0 = 35T \times T$$

$$= 35 \times 0.5 \mu s$$

$$= 17.5 \mu s.$$

$$\therefore \text{Total Time delay } T_D = T_0 + T_L$$

$$= 17.5 \mu s + 7 \mu s \times \text{count}$$

$$\therefore 1 \text{ ms} = 17.5 \mu + 7 \mu \times \text{COUNT}$$

$$\therefore \text{COUNT} = \frac{1 \text{ ms} - 17.5 \mu s}{7 \mu s} \approx 140_{10}$$

$$\therefore \text{delay count } 140_{10} = (8C)_{16}$$

Illustrative Program: Zero - To - Nine (Modulo-10) Counter

Problem Statement:

Write a program to count from 0 to 9 with a one-second delay between each count. At the count of 9, the counter should reset itself to 0 and repeat the sequence continuously. Use the register pair HL to set up the delay, and display the count at one of the output ports. Assume clock freq is 1MHz.

44

START: MVI B, 00H

DISPLAY: OUT PORT#

LXI H, 16bit

Loop:

DCX H

MOV A, L

ORA H

JNZ LOOP

INR B

MOV A, B

CP 0AH

JNZ DISPLAY

JZ START

T-states

10 }
10 } T₀

6 }
4 } T_L:
4 } 24-Tstates
10/7 }

4 }
4 } T₀
7 }
10/7 }

Delay calculation:

$$\text{loop delay } T_L = 24 \cdot T_{\text{states}} \times T \times \text{count}$$

$$1 \text{ second} = 24 \times 1 \mu \times \text{count}$$

$$\therefore \text{count} = \frac{1}{24 \mu s} = 41666$$

$$\therefore \text{count} = (41666)_{10} = (A2C2)_{16}$$

OR

$$\therefore \text{Total delay} = T_0 + T_L$$

$$= (45 T_{\text{states}} \times 1 \mu s) + (24 T_{\text{states}} \times T \times \text{count})$$

$$1 \text{ second} = 45 \times 1 \mu s + 24 \times 1 \mu s \times \text{count}$$

$$\therefore \text{count} = \frac{1 - 45 \mu s}{24 \mu s}$$

$$\text{count} \approx 41665$$

\therefore The difference between two delay counts calculated above is of very little significance in many applications.