Counters of Time Delays:

- techniques used in applications such as traffic signals, digital clocks, process control and serial data transfer
- -> counter are used primarily for keeping track of events.
- Time delaye are important in setting up researably accurate timing betieven two events.
- -> A counter is designed by simply loading an appropriate number into one of the register and using INR or DCR instructions.

A loop is established to update the count and each count is checked to determine and each count is checked the final number; whether it has reached the final number; if not the loop is repeated.

Time delays: 1) Time delay vering one Register > A count is loaded in a register > A loop is executed until the went reaches zero. Tetales MV2 C, FFH Loop: DCR C 10/7 JNZ LOOP Calculations: 1) Time to execute MVI instruction. chock freq = f = 2 m Hz clock period T = = 0.5 MS -: Time to execute mv2 = ATX orsps (2) The next two inetructions DCR, JNZ form a loop of 14 (4+10) T- state. The loop is repealed 255 times. -- TL = (TX loop. T- efalty X N10) = (0.5 M) (14) (255) = 1785 MS = 1-8 ms The T- states for JNZ one shown as 10/7.

8025 require 10-T- states to execute a conditional jump when it jumps or changes the conditional jump when it jumps or changes the segment of program and seven T- states when segment of program and seven T- states when the program falls through the loop (goes to the little program falls through the loop (goes to the instantion pollowing JNZ).

-> In the above case, the loop is executed 255 times; in the last yple, INZ will be executed in FT-states.

-: Adjusted loop delays

TLA = TL - (3 Tetales x clock period)

= 1785.0ps - (3x0.5ps)

= 1785.0ps - 1.5ps = 1783.5ps

Total Time delay = Time to execute Time to executions + loop instruding out side loop

= (7x0.5ks) + (1783.5ks)

24 +8 +1 =

= 1.8 ms

Note: The difference behoveen loop delay to and Total delay to 5 only 2 pc and can be ignored in most cases.

The time delay can be varied by changing the count FFH; however, to increase the time delay beyound 1-8ms in a 2mHz eyetem a register pair of a loop within a loop technique is to be used.

3 Time Delay veing a Register pair:

			T- stales
Exi	LX2	B, 2384 H	10
1000:	DCX	B	6
	mov	A, C	4
	ORA	В	4
	JNZ	(0 Op	10/7

Henre we are very mov A, C and ORA B
to check whether BC register pair is zero
or not.

The loop is repeated— 2384 H no. q times.

2384 H = 2x 163 + Ix 16 + 8x 16 + 4x4° = (9092)10. :. For f = 2mHy T= = 05 US The delay in the loop is calculated of TL = 0.5 x 24 T. etales x loop wind = 0.5 ps x 24 x 9092 = 109 ms (without adjust of last yell). Total delay = 109 ms + To = 109 ms + (10x0.5 ps) = 109ms + 5 MS ~ 109ms. (The instruction LXI adds only 5 Ms)

```
Time delay vering a loop wills in a loop
Technique:
             MV2 B, 38 H FT
             MVZ C, FFH
  Loop2:
             DCR C
   Loop 1:
                              10/FT
             JNZ Boop1
                               4T
      DCR B
                               10/77
            JN2 Loop 2
   Loop 1 executes 255 times, every
multion:
 loop involve 14 T. states.
   i. time executing inner loop (Loop1): 1783.5/15.
The execulor time of owner loop will be
      TL2 = 56 ( TH + 21 T- stalts x 0.5 ps)
             = 56 (1783.5 pst 10-5 ps)
             = 100.46 ms
```

Note: The time delay with in a loop can be further invessed by using instrudy that will not appear the program except to invesse the delay. Example: Nop can add four T-states in the delay loop.

Counter Design with Time Delay:

Illustrative program: Hexaderimal Counter

Write a program to count continuously in heradecimal from FFH to ooth in a in heradecimal from FFH to ooth in a lock period. Use system with 0.5 µs clock period. Use system with o spis clock period. Use system with o set up a 1 ms delay between leg. c to set up a 1 ms delay between each count and display the no. at one each count and display the no. at one

mv2 B, 00H

NEXT: DER B

MVZ C, COUNT

DELAY: DCR C

JN2 DELAY

MOV A, B

OUT PORT #

JMP NEXT

Delay is a completed in the inner loop. It involves

Delay is a completed in the inner loop. It involves

Delay is a completed in the inner loop. It involves

information today.

The count

The coun

The delay antide the loop includes DORB i delay out ride loop 47 7 T myz c, count To = 35 T x T MON AIB 4T = 35 x 0.5 MS OUT PORT 10T = T7.5 HS. INT Jmp 35 T. .. Total Time delay To = To + TL = T7.5 MS+ 7 MS X count : 1 ms = 17.5 M + 7 M X COUNT 1ms-17-545 = 140,0. : COUNT = 7 MS :. delay count 140,0 = (8C)+

Illustrative Program:	Zero - To - Nine (mod	ula - 12) laundiel
as tomest:		
	n to count from o	to 9 water
with second	delay between each to	with the s
a one q the	counter should need	. itself "
aunt of the	expresse continuously.	(per total
and rupour # L	to est up the outp	b note.
regiller une count	at one of the outp	Ing.
displays are clock for	V	
Uken	1-1	ul _r du
START:	mv 7 B,00H	7
D128LAY:	OUT PORT#	3 70
	1x2 H, 166st	
The Strategy and	DCX H	,]
Loop:	mov AIL	1 have
	ORA H	F. 24-Telk
		17)
	U	7
	MOV A, B	7 %
	CP2 OAH	
	JNZ DISPLAY 10).	rJ
	JZ START	
	32	/

Oday calculation. loop delays Te = 24. T. Hales x Tx count 1 perond = 24x1 pe x count :- comt = 1 = 41666 24 45 : count = (41666) 10 = (A2C2) H. · Total delay - To + TL = (45T. XI ps) + (24T-XT X 1940) 1 second = 45×1 MS+ 24×1 MS x count : come = 1 - 45 Ms 24 45 Court = 41 665 .. The difference between two delay counts calculated above is of very withe significance in many application.