- > The 2025 microprocessor is designed to execute 74 different types of instructions.
- -> Each instruction has two parts:

The opcode is a command Ruch as ADD and the operation is an object to be operated on, such as a byte or the contents of a register.

-> Some instanctions are 1-byte and some one multi-byte.

To execute an instruction, 80th needs to perform various operations such as memory read [write and 2 to Read | write.

There is no derect relationship between the no. of toyles of an ineforthion and the us. of operations does has to perform.

- batte machine cycles and these machine cycles are divided into preside explem clock periods.
- -> Barically microproceeror external communication functions can be divided into three categories:
 - Memory head and write
 - 2 2/0 Read and write
 - B Regnest Acknowledge.

These functions are further divided into various operations (machine cycles) as shown various operations (machine cycles) as shown below which involve: operate fetch, nemoty write, 210 read, 210 wate, memory write, 400 d, Reset when the divided the machine cycles are further divided into T-state.

→ We will understand the point

three operations

→ operate fetch

→ memory read

→ memory write

→ memory write

→ we will examine the signals on

various buses in relation to system clock.

Opcode betch Machine Gele:

This is the first operation is any instruction.

Exit Illustrate the steps and timing diagram
of data flow when the instruction code
of 100.1111 (upt + mon.c., a), shored is
location 2005 H is being bettered.




FIGURE 4.2

Data Flow from Memory to the MPU

The slips involved one

Land Comment of the same

- The microprocessor places the 16 tet memory address from PC on the address bus
- (2) The control wint sends the control wip rignal RD to enable the mremory thip
- (3) The byte from memory location is placed on data bus.
- The byte is placed in the instruction devoder of the microprocessor and the task devoder of the microprocessor and the task instruction.




FIGURE 4.3
Timing: Transfer of Byte from Memory to MPU

Thus oprode jetch cycle is called the M, cycle and has four T-states.

M, cycle and has four T-states (T, -T3) to serve week first three , thate (T, -T3) to decode and fetch the code and Ty to decode and sexemble the oprode.

-> In 8005 instruction, Ret, some instruction, have operates with six T-states.

Memony Read Machine Cycle:

To understand the Memory read machine cycle, we need to examine the execution of a 2 byte or 3 byte instruction because in a 1 byte instruction, the machine code is an speed; therefore, the operation is always an opcode petch.

The execution of a 2 byte instruction is explained next:

Two machine codes 0011 1110 (3EH) and 0011 0010 (32H) - ore stored in numbery locations 2000H and 2001H republishely.




FIGURE 4.10 8085 Timing for Execution of the Instruction MVI A,32H

The execution times of the memory Read machine cycle and the instruction cycle are calculated as follows:

- clock frequency f = 2mHz

-> T- efate = clock period = = 0.5 MS

-> Execution time for opcode jetch

= (4T) x 0,5 Ms = 2 MS

-> Execution time for memory read

and the second

= (3T) x 0.5 per = 1.5 pre

-> Execution time for instanction: 7TX 0.5 = 3-5 MS.

Explain the machine cycles of the following 3-byte instruction when it is executed.

Opcode STA	Operand 2065H	Bytes 3	Machine Cycles 4	Operation This instruction stores (writes) the contents of the accumulator in memory location 2065H
				2003H

The machine codes are stored in memory locations 2010H, 2011H, and 2012H as follows: the 16-bit address of the operand must be entered in reverse order, the low-order byte first, followed by the high-order byte.

Memory Address	Machine Code			
2010 2011 2012	0110 01	$10 \rightarrow 32H$ $01 \rightarrow 65H$ $00 \rightarrow 20H$	Opcode Low-order address High-order address	

- 1. In the first machine cycle, the 8085 places the address 2010H on the address bus and fetches the opcode 32H.
- 2. The second machine cycle is Memory Read. The processor places the address 2011H and gets the low-order byte 65H.
- 3. The third machine cycle is also Memory Read; the 8085 gets the high-order byte 20H from memory location 2012H.
- **4.** The last machine cycle is Memory Write. The 8085 places the address 2065H on the address bus, identifies the operation as Memory Write ($IO/\overline{M} = 0$, $S_1 = 0$, and $S_0 = 1$). It places the contents of the accumulator on the data bus $AD_7 AD_0$ and asserts the \overline{WR} signal. During the last T-state, the contents of the data bus are placed in memory location 2065H.