Interfacing Analog to Digital Data Converters:

- → We can interface 8 but and 12 but analog to digital convertees with 8086
- -> We use P20 8255 can be used to interface ADC & with 8086 microprocuence
- The ADC is toealed as an input dutie by the micro processor, that leads an initializing signal to ADC to start the analog to digital conversion process.
 - The start of conversion eignal is a pulse of a specific duration.

 The process of A/D conversion is a slow process and the microprocessor has to want for the digital data till the conversion is over over the digital data till the conversion is

After the conversion is over, the ADC sends end of conversion (EOC) signal to infrain the microprocessor about it and the result to neady at the output buffer of ADC.

There talk of leaving an soc agreed to peading the digital output of the arrived out by the CPU wing pasts.

The time taken by the ADC from
active edge of EOC pulse +11/ the
active edge of EOC pulse is called as the
terretison delay of ADC.
It may range anywhere from a few mitherends,
in case of fact ADCs, to even a few hundred
in case of elaw ADCs.

- > The belection of ADC required for a particular application is done, depending on regular speed, revolution and cost factor
- The available ADC & in the market

 where different techniques for the conversion

 of analog signals to digital signals.

 Of analog signals to digital signals.

 Successive approximation and dual slope

 Successive approximation and dual slope

 integration techniques are the most popular

 integration techniques are the most popular

 techniques used in integrated text chips.

- -> A general algorithm for interspaining on ADC contains the following slips;
 - 1) Evenue the stability of analoginput, applied to the ADC.
 - 2) Teans efant of conversion (SOC) pulse to
 - B Read end of conversion (EOC) pulse to mark the end of conversion process.

ADC 0808/0809:

- -> The ADC chips 0808/0209 are 8 bit cmos, increasing approximation converters.
- -> Successive approximation 6 one of the faction fechnique used for the process of analog to digital conversion.
- The conversion delay is 100 ps at a clock frequency of 640 kHz, which is quite low as compared to other converters.
- -> These converteds do not need any external son or full scale adjustments as truy are taken care by internal circuits.




Fig. 5.37(a) Block Diagram of ADC 0808/0809




Fig. 5.37(b) Pin Diagram of ADC 0808/0809

These convertees have a 3:8 analog multiplever to that at a time eight different analog inputs can be connected to the chips.

Out q these eight inputs, only one can be relicted for conversion by using address lines ADD A. ADD B and ADD C as shown.

The CfV can drive these lines using output port in lines in case of multichannel applications. In case of single input applications, these may be hardwised to select proper input.

Analog 2/P	1	Ada	drew R	ing
Analog 2/P selected		C	В	A
2/0		0	0	0
21p 1		0	Ø	1
2/2		0	(0
21p3		0	1)
		l	O	O
21p4 21p5		(0	1
2/12		1	١	O
2/17		1	1	1

There are unipolar ADC he they are able to convert only postione analog input voltages to their digital equivalents.

These chips do not contain any internal sample and hold virtuel.

If one needs a sample and hold circuit for conversion of fast signals into equivalent digital quantities, it has to be extremally connected at each of the analog inputs.

portriore ADC 080% with 80% wing 8255 pub.

put port A of 8255 for transpersing digital data subject & ADC to the CPU and port c for portriol &gnals.

present that analog input is present at 2/02 of ADC and a clock input of suitable pregnany is available for ADC.

praw the Rehematic and write the required ALP.

The analog input IP2 is used and therefore address prins ABC should to 010 respectively to select 2/P2.

The OE and ALE are already kept at +54 to select ADC and enable the output.

Port c upper acts as input port to receive EDC signal.

Fort c howel acts as output met to send soc signal to ADC.

Port A acts of 8 Lit input data port to receive object of section and also output prom ADC.




Fig. 5.39 Interfacing 0808 with 8086

04 Advanced Microprocessors and Peripherals

Solution Figure 5.39 shows the interfacing connections of ADC0808 with 8086 using 8255. The analog input I/P₂ is used and therefore address pins A,B,C should be 0,1,0 respectively to select I/P₂. The OE and ALE pins are already kept at +5V to select the ADC and enable the outputs. Port C upper acts as the input port to receive the EOC signal while port C lower acts as the output port to send SOC to the ADC. Port A acts as a 8-bit input data port to receive the digital data output from the ADC. The 8255 control word is written as follows:

D-	D_6	D_5	$D_\mathtt{4}$	D_3	D_2	D_1	D_0	Control word
1	0	0	1	1	0	0	0	= 98 H

The required ALP is given as follows:

```
: Initialise 8255 as
           MOV AL,98 H
                                       : discussed above
           OUT CWR.AL
                                       ; Select I/P<sub>2</sub> as analog
           MOV AL. 02H
                                       : input
           OUT PORT B,AL
                                       : Give start of conversion
           MOV AL, OOH
                                       ; pulse to the ADC.
           OUT PORT C.AL
           MOV AL.01 H
           OUT PORT C,AL
           MOV AL, OOH
           OUT PORT C,AL
                                       : Check for EOC by
           IN AL. PORTC
WAIT :
                                       ; reading port C upper and
           RCL
                                       ; rotating through carry.
           JNC WAIT
                                       ; If EOC, read digital equivalent in
           IN AL, PORTA
                                             Αl
                                       ; Stop
           HLT
```

Program 5.11 ALP for Problem 5.16

Interfacing Digital to Analog converter (DACE):

- The DAC converts binary numbers into their equivalent analog voltage.
- > The DAC finds applications is areas Alex digitally controlled gains, motor speed controls, programmable gain amplifiers etc.

AD # Shit multiplying DAC:

- Interdile AD is a 16 pin DIP, multiplying DAC, containing R-2R (R=10k) for digital to analog conversion along with kingle pole double throw Nmos evolutions to connect digital inputs to the ladder.
- -> Supply range + IV to +15V.

 Why can be between -10V to +10V.
- -> max. Analog of rollage = +10V when all digital inputs are at logical 1 state.
- → A Zever drode is connected setneen OUTI, OUT2 to some DAC from regative transvents




Fig. 5.45 Pin Diagram of AD7523

Interfou a DAC AD7523 with an 8086 CPV menning of 8 mHz and write an ALP to generate a east-oolt waveform of period ime with Vome SV.

ALP:

ASSUME CS: CODE

CODE SEGMENT.

mov AL, BOH; met A as off port START: OUT CWR, AL;

AGAIN: MOV AL, OOH; Start the samp from

BOCK: OUT PORTO, AL; Up out to DAC.

INC AL

COOP AC, OF 2H; De upper limit reached?

JB BACK; of not, inclement the

JMP AGAIN , else start again from

00H ENDS CODE

END START.

- post a is initialized a confint post for sending digital date as ignor to sac.
- , The samp efacts from ov (analog), hence At starts at OOH.
- AL is invienment the samp, the content of AL is invienmented during execution of the loop till it reaches F2H.
- -> After that ear tooth again starts from OOH
 re. OV (analog) and procedure is repealed.
- The samp reviod given by this program is precisely 1.000625 ms.

count F2H is calculated by dividing the required required delay of ms by the time required for execution of the loop once.




Fig. 5.46 Interfacing of AD7523

SEGMENT CODE ; Initialise port A as output MOV AL,80 H START: OUT CWR.AL ; port ; Start the ramp from OVMOV AL, OOH AGAIN: ; Input OOH to DAC OUT PORTA, AL BACK : ; Increment AL to increase ramp output INC AL ; Is upper limit reached? CMP AL, OF2H ; If not, then increment the rampJB BACK ; Else start again from OOH JMP AGAIN ENDS

CODE

END START

Program 5.13 ALP for Generating Sawtooth Waveform Using AD 7523

DAC 0800 8 bit sigital to Analog converter:

- > The DAC 0800 6 a monolithic P bit DAC manufactured by National Semiconductor.
- -> It has settling time around 100ms and can operate on a range of power supply voltages re prom 4.57 to 1811.
- -> Usually emply neltage V+ 5 5V or +12 V.

The V-pin can be kept at a minimum of -12 Y.





Fig. 5.47 Pin Diagram of DAC 0800

Whate an ALP to generate a triangular preg 500 Hz very the interfacing araut below. The 8086 operates at &MHz. The amplitude of toiangular wane should be 4511. Vauf + should be thed to + IV to generate -> The required frequency of impact is 500 kg He period is 2ms. Assuming the wave generated is symmetric, the waveform will sike for ims and fall for the waveform This is repeated continuously.



Interfacing DAC0800 with 8086 Fig. 5.48

CS: CODE ASSUME

CODE SEGMENT

START: MOV. AL, 80H; Unit- 8255 pul

OUT CWR, AL ;

mov pl, oot; efact sking ramp from ov by unday oot to

OUT PORTA, AL) BOCK :

INC AL

COOP AL, FFH ; Y JE FFH they

OUT PORTA, on; output it and start the falling ramp BACK1:

; by devenenting AL pec ol

CMP AL, 00; HIll It reaches 0.

JA BACKI

Imp BACK; Then start again
for next yele

ENDS WDE

END STORT.