Interrupts in 8085

-> The interrupt 2/0 is a process of later transfer whereby an external durin or transfer whereby an inform the processor that a peripheral can inform the processor that it is greatly for communication and it is greatly for communication.

The procees is initiated by an external device and is asynchronous, meaning that device and is asynchronous, meaning that it can be initiated at any time without it can be initiated at any time without reference to system clock.

- 1 -> Interrupt requests are classified in two categories:
 - naekable interrupts
 - (2) Non markable interrupts.

8085 includes four markable interrupt.

- Among the four markable interrupts,
 one is non nectored, which requires
 external hardware to supply a call
 external hardware to supply a call
 location to restart the execution.

 Location to restart the execution.

 The other three are verticed to a specific
 location.
- The micro processor can ignore or delay a markable interrupt negnest if it is being some contical tack.

 So performing some contical tack.

 Therefore to negrond to a three to negrond to a interrupt immediately.

 non markable interrupt immediately.

The 8085 Interrupt:

- The 8085 interrupt process is controlled by the Interrupt Enable Flipplop, which is internal to the processor and can be set or internal to the processor and can be set or need by using Roptware instanctions.
- -> If the flop is enabled, the input to the interrupt signal INTR (pin 10) goes high, interrupted. This is the micro processor is interrupted. This is a markable interrupt and can be disabled.
- -> 2085 has a non maskable and three additional vectored interrupt signals as well.

8085 per interrupt procus can be described in eight slipe:

The interrupt process should be enabled by writing the instruction EZ in the main program. The instruction EI sets the Interrupt Enable glipflop. The instruction DI guests the flip flop and disables the interrupt proces.

Instruction EI (Enable Interrupt)

-> sets the enterrupt enable flip flop and enables interrupt process

-> system nesets or an interrupt disables the interrupt process

Instantion DI (Dieable interrupt)

-> greets interrupt enable flipflop and disables interrupt.

-> Of annual be included is a program Etatement, where an interrupt from an outside source cannot be tolerated.

(5) When the millio proceedor is executing a program, it checks the INTR line during the execution of each instruction

- (3) If INTR is high and interrupt is enabled the current the microprocessor completes the current enable instancian, disables the interrupt enable inspiration, disables the interrupt arignal.

 The processor cannot accept any interrupt the processor cannot accept any interrupt enable plip flop suggests until the interrupt enable plip flop suggests until the interrupt enable plip flop is enabled again.
- The signal INTA is used to insent a restart (RET) instruction through an external hardware.

 The RET instruction is a 1-best call

 The RET instruction is a 1-best call

 instruction that transfers program wontrol to instruction that transfers program wontrol to instruction that transfers page 00H

 a specific memory to contion on page 00H

 and restarts the execution at that memory and restarts the execution at that memory location after executing step (5)
- Shen the mivor proceeds received RST reformation, it saves the memory address restantion on the stack. The program is transferred to the CALL instruction
- (6) Assuming the tack to be performed is written as a submoutine at the specified location, in procues performs the tack. This subsolution is called service rowline.

F) The service soutine should include an intercupt again.

8) Af the end of substitution, the RET instruction substitutes the memory address where instruction was interrupted and continued the execution.

RST (Restart) Unetrubions:

- >> 8085 includes eight RST instanctions
- -> There are 1 byte call instructions that
 - transfer the program execution to a specific
 - location en page 00 H.
- -> They are executed in a similar to that of CALL instructions.

TABLE 12.1Restart Instructions

	Binary Code							Hex	Call Location	
Mnemonics	D ₇	D_6	D ₅	$\mathbf{D_4}$	$\mathbf{D_3}$	$\mathbf{D_2}$	$\mathbf{D_1}$	$\mathbf{D_0}$	Code	in Hex
RST 0	1	1	0	0	0	1	1	1	C7	0000
RST 1	1	1	0	0	1	1	1	1	CF	0008
RST 2	1	1	0	1	0	1	1	1	D7	0010
RST 3	1	1	0	1	1	1	1	1	DF	0018
RST 4	1	1	1	0	0	1	1	1	E 7	0020
RST 5	1	1	1	0	1	1	1	1	EF	0028
RST 6	1	1	1	1	0	1	1	1	F7	0030
RST 7	1	1	1	1	1	1	1	1	FF	0038

Muetration: An implementation of 8085 Interrupt

Poolslein State ment:

1) write a main program to court continuously in binary with a one-second delay between each would.

(2) Write a securice routine at XX70H to

plack ff the fine when the program is

interrupted, with some appropriate delay between

each flack.

Main Borgram

memory Aldrea	Løbel	Mnemonics	Comments
ADOVE		LXI SP, XX99H	; unit.sp.
\times \times 00			; enable interrupt process
03		EI	/ process
04		MUI A, 00 H	; Unitialize bount
06	NXT CNT:	OUT. PORTI	; dis play went
08		mv2 c, DIH	; parameter for 1-the
0 A		CAUL DELAY	; want I sero
o D		INRA	
0E		JMP NXT COUT	

selay Routine: Write a delay subsouline por 1-sec. Seouvice Routine:

memony ,	Label	Moneniani a	(omments
xx 70	SERY:	PUS FF	, some contents
xx 71		push psw	, load Reg B
xx 72		MVI B, OAH	for 5 flooring
xx74		mv2 A, 00 H	; load oo to blank diplay.
XX 76	FLASH =	OUT PORT!	
XX78		MV2 C, OIH CALL DELAY	
XX 7D		CMA	
XX 7E		DCR B	-
xx 7F xx82		JNZ FLASH	
XX 83		pop B	
××84		EI	
XX85		RET	

2085 Vectored Interrupts:

- -> The 8085 has give vectored interrupts.
 - -> OINTR
 - 2 RS15.5
 - (3) RST 6.5
 - (y) RST 7.5
 - @ TRAP -> Non markable interrupt.
- call locations -> Interrupt 00244 1. TRAP 003CH a. RST 7.5 00 34 H 3. RST 6.5 00 2C H \$ - RST 5:5
- > TROP has the highest priority followed by RST 7.5, RST 6.5, RST 5.5 and INTR in that order.


Note: TRAP has a lower priority than the HOLD signal weed for DMA.

TRAP:

- TRAP is a non markable interrupt (NMI) having the highest posserity among the interrupt signals.
- > It cannot be enabled or disabled.
- -> It is level and edge sensitive, meaning that TRAP input should go high and stay high to be almowledgeed.
 - -> Ut connot se acknowledged again until it makes a toansition from high to low to high.

RST 7.5, 6,5, and 5.5:

-> There are markable interrupts which can Le enabled under program contril with som (Set interrupt mark) two inetrudion EI and



Interpretation of the Accumulator Bit Pattern for the SIM Instruction

SOURCE: Intel Corporation. Assembly Language Programming Manual (Santa Clara, Calif.: Author, 1979), pp. 3-59.

Instruction SIM: Set Interrupt Mask. This is a 1-byte instruction and can be used for three different functions (Figure 12.6).
 □ One function is to set mask for RST 7.5, 6.5, and 5.5 interrupts. This instruction reads the content of the accumulator and enables or disables the interrupts according to the content of the accumulator. Bit D₃ is a control bit and should = 1 for bits D₀, D₁, and D₂ to be effective. Logic 0 on D₀, D₁, and D₂ will enable the corresponding interrupts, and logic 1 will disable the interrupts. □ The second function is to reset RST 7.5 flip-flop (Figure 12.6). Bit D₄ is additional control for RST 7.5. If D₄ = 1, RST 7.5 is reset. This is used to override (or ignore) RST 7.5 without servicing it. □ The third function is to implement serial I/O (discussed in Chapter 16). Bits D₇ and D₆ of the accumulator are used for serial I/O and do not affect the interrupts. Bit D₆ = 1 of the serial I/O and bit D₇ is used to transmit (output) bits.

Steps in interrupting 8085:

- The interrupt proces is enabled. The interrupt enable plipplop instruction EI sets the interrupt enable plipplop and one of the inputs to the AND gates is est to logic 1.

 These AND gates activate the program transport to various vectored locations.
- 3) An appropriate Lit pattern's loaded into
- (3) If bit D3=1, respective indescripts are enabled according to bits D2-D0,
- (g) RST 7.5, 6.5 and 5.5 are being monitored.
- 3 4 bit 03 = 0, bits D2 Do have no effect on previous conditions.
- (a) Bit Dy=1; this resets RST 7.5.

- -> The entire interrupt process (except TRAP) is disabled by negetting the Interrupt Brake flip flop. The flip flop can be neset in one of there ways:
 - -> Instantion DZ
 - -> Cyclem rued
 - -> Recognition of an Interrupt Regnest.

Torggering levels:

ORST 7'5 :

This is positive edge sensitive and can be triggerred with a short pulse. The gregnest is stored internally by the D. phip thip until the microprovenessor responds to the nequest or until it is cleared by Reget or by bit Dy in the SIM Instanction.

(2) RST 6.5 and RSTS.5:

-> These instantions on level sensitive, meaning that toiggering level should be on until the mivro processor completes the execution of current instruction. If the microprocessor is unable to prepared, they should be stored or held by external hardware

Enable all the interrupts in an 8085 EI ; enable interrupt MUZ A, OBH , load will pattern 0000 1000 ; Enable RST7.5, 6.5,5.5 SIM Reset the 7.5 interrupt from printons example MV2 A, 18H; set Dy=1 ; Repet 7.5 Interrupt SIM Hip Hop

Pending Interrupts:

Because there are several interrupt lines, when one interrupt negreet is being served, other interrupt negreets may occur and numain rending. > 8085 has an additional instruction called RIM (Read interrupt mark) to sense these pending interrupt.

Instruction RIM: Read unterrupt Mark

I byte instruction that can be used for the following functions:

- To read interrupt mades. This instruction loads the accumulator with this indicating the warrent status of interrupt made.
- > To identify pending interrupts, Bits

 Dy, Ds and Ds identify the pending
 interrupts.
- To receive serial Data. But Dy is weed to receive serial data.

The RIM instruction loads the accumulator with the following information:




FIGURE 12.7

Interpretation of the Accumulator Bit Pattern for the RIM Instruction

SOURCE: Intel Corporation, Assembly Language Programming Manual (Santa Clara, Calif.: Author, 1979), pp. 3-49.

an RST 7-5 interrupt request. Check to see If
an RST 7-5 interrupt request. Check to see If
RST 6.5 is pending. If it is pending, enable
RST 6.5 is pending any other interrupts;
RST 6.5 without affecting any other interrupts;
etherwise, return to main program.

Col

RIM; Read interrupt made

MOV B, A; Come made information

MOV B, A; Come made information

AND 20H; Chule writher

AND NEXT

EX ; RST 6.5 is not pending seturn

RET; RST 6.5 is not pending seturn

MOV AIB; Get but pattern; RST 6.5 by retting A=0

AND ODH; Enable SIM by retting A=0

ORD ORH; Enable SIM by retting A=0

SIM

NEXT:

JMP SERY ; Jump to ROWILL south ne RCT 6:5.