

· UNIT-5: OSP PROCESSORS! · Architecture of TMS 3 2005 X: Introduction, Bus structure, contral ALU, Auxiliary register ALU Index Register, Block Move Address Register, Parallel logic Unit, memory mapped negisters, program controller, some flags in status-registers, on-chip memon on-chip peripherals. Architecture: · 5th deneration DSP from Texas instruments. It is a 16-bit fixed point processors ' It has Advanced Harvard Architecture . It executes so million snytructions per second (maps) . It Architecture can be divided into 3 segments: Of Memory Area DX CPV 3 * peripherals .- It consists of programmable times & pll - TEEE Standard ITAG Ports - DMA Interface -5'V-13V operation for low power dissipation & power down ett is a single instruction cycle with 20-50 ns speed. @ Memory organisation: /on-this manony:aused to store data permanently. 0 - It consists of program non of 2k to 32k words 3 - 2+ contenies 192 AM, which consists of 3 Blocks: BO, BI, BL

@ - It has sARAM with size of IK to 9K word. 2 external devices has no acess to prom. -> stands for single Acess RAM. - we can store either data/program/both.

+, Double I pual acess DAM

"Bo": can store either data/program.

- Has memory of 512x16 RAM

· Bi : . Only data is stored · Has memory of 512x16

i Bi : only data is stored . size i 3 301×16

, external memory .

- It has 64xx16 bit external program memory

of It can store 11 11 11 bata memony

" " 10 Address space n Has

. 32 k global data memory space: It can share data with other peripherous within system.

CPU! - contains following 5 parts!

o program controller contains oil devices that decodes instruction and CPU execution.

- can execute thoree concurrent instructions simultaneously.

-It contains pe, registers, Hw stack (ADL, IR.

ope is a 16 bit counter, contains address of instruction to be executed next.

· 16 bit status registers. They are:

& STO

1 x 571

* pmsT: processor mode status register * CBCR: circular Buffer control register

Hardware stack has 16x16 size.

· ADL generates addresses based on instructions.

. IR stores instructions

@ memory mapped registers!

The C5x has 96 registers mapped into page o of the data memory space. This memory mapped register space contains various controls and status registers including those for CPU, serial post, timer & software wait generators.

Additionally, the 1st 16 110 post locations are mapped into this data memory space, allowing them to be occessed either as data memory using single word instruction (on as 110 locations with two-word instruction.

(3) Auxiliany register anthmetic unit (ARAU).

c5x consists of a register file containing eight auxiliary registers (ARO-AR7) each of 16-674 length, a 3-bit-auxiliary register pointer (ARP) and an unsigned 16674 ALU. The auxiliary register file?

8 , PIL,

@ parallel Logic unit (PLU):

PLU is another logic unit that executes rogic operations on data without affecting the contents of the accumulator. The multiplier bit in a status control register (or) any memory location can be directly set clear, test br) toggled by the PLU. After executing the logical operation, plu writes the result of the operation to the same memory location from which the first operand was fetched.

Decentral Arithmetic logic unit (cau):

- It consists of the following:
 - 1. parallel multiplier (16x16 6it)
 - 2. Accumulator (32 bit)
 - 3. Accumulator buffer (ACCB) (32 bit)
 - 4. product register (pr E4)
 - 5. shifters
 - 6. A. CD 32 bix
- All 32 bit signed/unsigned multiplication operations can be performed in parallel multiplier within one machine excle.
- All multiply instructions except the MPYO instruction perform a signed multiply operation in the multiplier.
- one of the operand to the multiplier is from 16-bit temporary register (TREGO) and the second input is from the program bust data bus.
- The product register (preu) holds the product.

- The 32 bit ALV along with 16-bit accumulator carries out anotheredic and logic operations executing most of them in one machine cycle.
- . Here, the accumulator provides one of the inputs to the ALV, whereas the prea accumulation buffer Iscaling shifter output provides second input. The results of of operations are stored in accumulator.
- -scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to ALU. The scaling shifters produce a left shift of 0 to 16 bits on ile data.
- -A 5-bit register (TREGI) specifies number of 68+s by which the scaling shifter should shift on shift count is specified by a constant embedded in instruction word.

1) peripherals:

All C5X DSPS have same con structure; however, they have different on-chip peripherals connected to their crus. - A TMS 320650 dsp processor contains following on-chip

Peripherals: -

a clock dienerator:

at Hendware timer:

* software programmable wait stage generators:

& General purpose Ilo pins:

* parallel 110 posts

& serial port Interface

& Buffered serial port

& TOM serial post

& Host port interface

V user maskable interrupts

of BUS structure:

- Harvard architecture of c5% maximize the processing power and provide a high degree of parallelism
- many DSP applications are accomplished using eight cycle multiply / accumulate instruction with a data move option.
- The c5x included the control mechanism to manage interrupts, repeated operations and functions calling.
- The esx architecture has 4 buses:
 - * program bus (PB)
 - * program (read bus (PRB)
 - * Data read bus (DB)
 - & Data read address bus (BRB)
- The (PB) program Bus carries the instruction code & immediate operands from program memory to cro,
- The program address bus provides address to program smemory space for both read & write.
- The pata read bus interconnects various elements of
- The bata read address bus provides address to allers data memory space.

- addressing modes:

- . TMI320C5X processor supports & type, of addressing moder.
 - 1 Immediate:
 - @ Absolute

o operand is specified in instruction directly. - It can be 3,5, 7,8/9-bit length called ail short - There requires only one memory location. opening - It can also be 16 bit length called " long word" - These requires 2 memory locations which are consecutive ex: (p# 20,0P = PPT # OFFFFh (2) Absolute AM: CABRET overnony and revering - Address of operand is specified in instruction directly ex: mvxp 10004, +AR3 MUPD 2000H, YARS 10 ac10084)1A (2) Accumulator addressing: · Assaign the accumulator contents as address in intruction and the address is used to tromsfer the data blooms mem-) mem " - READ & CONTEREADA & WRITTER ONE Used to Fromster date. ex: · neaded xanz used to transfer word from program mem to data of electricity with the best property · WRITER + AR3 From Data mem to program memory (1) birect AM: OP (19-bit) 7-bit) TR . 16 bit address is generated using barrerator. TE SB's from IRldman DAGEN +) DAR CPC OEA SOP : HAMA (IR) - EAB (CAB 1: EASSP+ offset (IR) DB(16) ex: cpl = 0 A.DO = 0,B EB (14)

LD = 4, DP

@ Indivect Am:

Data is accessed indirectly sympans of Auniliary regul · there are 8-16 bit Auxilary registers (ARD-1ARg)

we use this AM when we want to acess data interns of certain no of steps.

· values of Auxilary registers can be changed using

& ARAUT ARAU6 H 1. 0B

V. =) Bit reversed addressing mode =) circular addressing mode

KAR3+ 0 X+Anz (40h)

6 circular addressing mode:

It is one of the specialized addressing modes available for signal processing applications in that of civalar addressing:

In most real time signals processing applications, like filtering, in put is an infinite stream of donta sample. These are windowed and used in filtering applications

of Flags in status register: 9 8-76 5 4 3-2 1-0 13 12 11 16 SXM & STI-Bit assaignment &

> 1312 11 10 9 8-0 OV OVM 1 INIM DP

status registers can be stored in data mememony & loaded from data memory.

STO 6572 each have an associated stevel deep shadow register stack for automatic context-saving when an interrupt trap is taken!

A OV : Overflow flag: Indicates anthonetic operation overflow in ms. ok OVM: Over flow mode bit: enablest disables accumulator overtlow saturation *TC: Test/ control flag: Stores result of Acolpio. Determines if conditional branch, call & return instruction

ONE ENGINES on-thip dual occus RAM BO

CNF enables on-thip dual occus RAM BO

CNF=0 =) OARAM in data memory

CNF=1=) OARAM in data memory

es xm: sign extension mode bit: enables ldirables sign extension of an anithmetic operation operation

igm: Hold mode bit: netermine whether construes execution execution expected Flag: potermines level of XF output pin.

shift value tox prea of

'APP: Aunilliany register pointer: - selects An to be used in indirect addressing

"INTM: Interrupt mode: - alobally masks/enables all interrupto