


# UNIT-5

10045  
A

-) TMS320C5X :

Architecture :





## UNIT-5: DSP PROCESSORS:

- Architecture of TMS320C5X: Introduction, Bus structure, Central ALU, Auxiliary register ALU, Index register, Block Move Address register, Parallel Logic Unit, memory mapped registers, program controller, some flags in status registers, on-chip memory, on-chip peripherals.

### Architecture:

- 5th generation DSP from Texas Instruments.
- It is a 16-bit fixed point processor.
- It has Advanced Harvard Architecture.
- It executes 50 million instructions per second (MIPS).
- Its Architecture can be divided into 3 segments:

① Memory Area

② CPU

③ Peripherals

It consists of programmable timer & PLL

- IEEE standard JTAG ports

- DMA Interface

- 5V/3V operation for low power dissipation & power down modes.

It is a single instruction cycle with 20-50ns speed.

### ① Memory Organisation: / on-chip memory:-

① - It consists of program ROM of 2K to 32K words used to store data permanently.

② - It contains RAM, which consists of 3 Blocks: B0, B1, B2

③ - It has SRAM with size of 1K to 9K words.

External devices have no access to ROM.

- stands for single access RAM.

- we can store either data/program/both.

→ Double/dual access RAM

"B0": can store either data/program.

- Has memory of 512x16 RAM

"B1": Only data is stored

- Has memory of 512x16

"B2": Only data is stored

- size is 301x16

} total size is  
= 1056 words



## • External memory:

- It has  $64k \times 16$  bit external program memory
- It can store " " " data memory
- Has " " " 16 Address space.

• 32k global data memory space: It can share data with other peripherals within system.

## ② CPU: - contains following 5 parts:-

① Program controller contains all devices that decodes instruction and CPU execution.

- can execute three concurrent instructions simultaneously.

- It contains PC, registers, HW stack, ADL, IR.

• PC is a 16 bit counter, contains address of instruction to be executed next.

• 16 bit status registers. They are:-

\* ST0

\* ST1

\* PMST: processor mode status register

\* CBR: circular Buffer control register

• Hardware stack has  $16 \times 16$  size.

• ADL generates addresses based on instructions.

• IR stores instructions

## ② Memory mapped registers:

The C5X has 96 registers mapped into page '0' of the data memory space. This memory mapped register space contains various controls and status registers including those for CPU, serial port, timer & software wait generators.

Additionally, the 1st 16 I/O port locations are mapped into this data memory space, allowing them to be accessed either as data memory using single word instruction (or) as I/O locations with two-word instruction.



### ③ Auxiliary register arithmetic unit (ARAU):

CSX consists of a register file containing eight auxiliary registers (AR0-AR7) each of 16-bit length, a 3-bit auxiliary register pointer (ARP) and an unsigned 16-bit ALU. The auxiliary register file is connected to the auxiliary register arithmetic unit.

### ④ parallel logic unit (PLU):

PLU is another logic unit that executes logic operations on data without affecting the contents of the accumulator. The multiplier bit in a status/control register (or) any memory location can be directly set, clear, test (or) toggled by the PLU. After executing the logical operation, PLU writes the result of the operation to the same memory location from which the first operand was fetched.

### ⑤ central arithmetic logic unit (CALU):

CPU uses CALU to perform 2's complement arithmetic. It consists of the following:

1. parallel multiplier (16x16 bit)
2. Accumulator (32 bit)
3. Accumulator buffer (ACCB) (32 bit)
4. product register (PREU)
5. shifter
6. ALU - 32 bit

- All 32 bit signed/unsigned multiplication operations can be performed in parallel multiplier within one machine cycle.
- All multiply instructions except the MPYU instruction perform a signed multiply operation in the multiplier.
- one of the operand to the multiplier is from 16-bit temporary register (TREU) and the second input is from the program bus/data bus.
- The product register (PREU) holds the product.



The 32 bit ALU along with 16-bit accumulator carries out arithmetic and logic operations executing most of them in one machine cycle.

- Here, the accumulator provides one of the inputs to the ALU, whereas the previous accumulation buffer / scaling shifter output provides second input. The results of operations are stored in accumulator.

- Scaling shifter has a 16-bit input connected to the data bus and a 32-bit output connected to ALU. The scaling shifter's produce a left shift of 0 to 16 bits on its data.

- A 5-bit register (TREG2) specifies number of bits by which the scaling shifter should shift (or) shift count is specified by a constant embedded in instruction word.

## ② peripherals:

All C5X DSPs have same CPU structure; however, they have different on-chip peripherals connected to their CPUs.

- A TMS320C50 DSP processor contains following on-chip peripherals:-

- \* clock generator:-
- \* Hardware timer:-
- \* software programmable wait stage generators:-
- \* General purpose I/O pins
- \* parallel I/O ports
- \* serial port interface
- \* Buffered serial port
- \* TDM serial port
- \* Host port interface
- \* User maskable interrupts



## \* BUS structure:

- separate program and data buses in advance Harvard architecture of c5x maximize the processing power and provide a high degree of parallelism.
- many DSP applications are accomplished using single cycle multiply / accumulate instruction with a data move option.
- The c5x included the control mechanism to manage interrupts, repeated operations and functions calling.
- The c5x architecture has 4 buses:

\* program bus (PB)

\* program <sup>address</sup> read bus (PRB)

\* Data read bus (DB)

\* Data read address bus (DRB)

- The (PB) program bus carries the instruction code & immediate operands from program memory to CPU.
- The program address bus provides address to program memory space for both read & write.
- The data read bus interconnects various elements of CPU to data memory space.
- The data read address bus provides address to access data memory space.

## → Addressing modes:-

• TM1320C5x processor supports 5 type of addressing modes:

① Immediate;

② Absolute



- ① operand is specified in instruction directly.
- It can be 8, 5, 7, 8/9-bit length called as "short operand".
  - ~~It~~ requires only one memory location.
  - It can also be 16 bit length called "long word".
  - ~~It~~ requires 2 memory locations which are consecutive.

ex:  $LD \# 20, DP$   
 $RPT \# 0FFFFh$

## ② Absolute AM: ~~Direct memory addressing~~

- Address of operand is specified in instruction directly

ex:  $MVKB \ 1000h, XAR3$   
 $MVPD \ 2000h, XAR5$   
 $LD \ X(1000h), A$

## ③ Accumulator addressing:

- Assign the accumulator contents as address in instruction and the address is used to transfer the data b/w mem  $\rightarrow$  mem.

- ~~Read & write~~ READA & WRITEA are used to transfer data.

ex:  $READA \ XAR2$



used to transfer word from program mem to data mem.


$WRITEA \ XAR3$



From data mem to program memory

## ④ Direct AM: $DP \leftarrow \boxed{9\text{-bits}} \mid \boxed{7\text{-bits}} \rightarrow IR$

- 16 bit address is generated using base generator.






### ⑤ Indirect AM:

- Data is accessed indirectly by means of Auxiliary register.
- there are 8-16 bit Auxiliary registers (ARA0-ARA7)
- we use this AM when we want to access data interns of certain no. of steps.
- values of Auxiliary register can be changed using

\*ARA0  
\*ARA1



=> Bit reversed addressing mode  
=> circular addressing mode


Ex:  
\*ARA3 + 0  
\* + ARA3 (40h)

### ⑥ circular addressing mode:


It is one of the specialized addressing modes available for signal processing applications in that of circular addressing.

In most real time signals processing applications, like filtering, input is an infinite stream of data sample. These are windowed and used in filtering applications.

### \* Flags in status register:



\* STI - Bit assignment \*



- status registers can be stored in data memory & loaded from data memory.
- ST0 & ST1 each have an associated 1-level deep shadow register stack for automatic context-saving when an interrupt trap is taken.

\* OV : overflow flag : Indicates arithmetic operation overflow in acc.  
\* OVM : Overflow mode bit : enables/disables accumulator overflow saturation mode  
\* TC : Test/control flag : stores result of ALU/PLU. Determines if condition of branch, call & return instructions are to be taken.



• ARB holds previous value contained in AR.

• CNF enables on-chip dual access RAM Bo

CNF=0  $\Rightarrow$  OARAM in data memory

CNF=1  $\Rightarrow$  OARAM in ~~address~~ <sup>program</sup> memory

• SM: sign extension mode bit: Enables/disables sign extension of an arithmetic operation

• C: carry bit: result is carry/not

• HM: Hold mode bit: determine whether CPU stops/continues execution

• XF: external Flag: determines level of XF output pin

• PM: product shift mode bits: determines product shifter modes & shift value for PREC O/P

• ARP: Auxiliary register pointer: - selects AR to be used in indirect addressing

• INTM: Interrupt mode: - globally masks/enables all interrupts