ECE 4263


Lab3 (part A)

Mukul Deshpande

Msd153

Working of ALU:

1) AND:



Simulation of AND operation

Annotation:

I binv

h binvb

l op[1]

h opb[1]

I op[0]

h opb[0]

0 & 0 = 0

Ιa

Ιb

s 5

assert result 0

0 & 1 = 0

Ιa

h b

s 5

assert result 0

| 1 & 0 = 0

h a

Ιb

s 5

assert result 0

| 1 & 1 = 1


h a

h b

s 5

assert result 1

2) OR:



Simulation of OR operation

Annotation:

I binv

h binvb

l op[1]

h opb[1]

h op[0]

I opb[0]

0 0 = 0

Ιa

Ιb

s 5

assert result 0

```
| 0 | 1 = 1
| a
| b b
| s 5
| assert result 1
| 1 | 0 = 1
| h a
| b
| s 5
| assert result 1
| 1 | 1 = 1
| h a
| b s 5
| assert result 1
```

3) ADD:



Simulation of ADD

Annotation:

I binv

h binvb

h op[1]

l opb[1]

l op[0]

h opb[0]

| 0 + 0 + 0 = 00

Ιa

Ιb

l cin

s 5

assert result 0

assert cout 0

$$| 0 + 0 + 1 = 01$$

Ιa

Ιb

h cin

s 5

assert result 1

assert cout 0

$$| 0 + 1 + 0 = 01$$

Ιa

h b

l cin

s 5

assert result 1

assert cout 0

Ιa

h b

h cin

s 5

assert result 0

assert cout 1

$$| 1 + 0 + 0 = 01$$

h a

Ιb

l cin

s 5

assert result 1

assert cout 0

h a

Ιb

h cin

s 5

assert result 0

assert cout 1

h a

h b

l cin

s 5

assert result 0

assert cout 1

h a

h b


h cin

s 5

assert result 1

assert cout 1

SUB:



simulation of SUB

Annotation:

h binv

I binvb

h op[1]

lopb[1]

I op[0]

h opb[0]

| 0 + 0b + 0 = 01 (just test one case to verify inversion works)

Ιa

Ιb


I cin

s 5

assert result 1

assert cout 0

SLT:



simulation of SLT

Α	n	n	\sim	1	2	Ť١	\sim	n	٠
\neg	11	11	u	u.	a	L.	U	11	

I binv

h binvb

h op[1]

l opb[1]

h op[0]
I opb[0]
I less = 0
I less
s 5
assert result 0
I less = 1
h less
s 5

assert result 1

Hours Spent on the lab: Around 1-1.5 hours.