```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
--> Reading design: write control top.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
      4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
      5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
      8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
           8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report
______
    Synthesis Options Summary
______
---- Source Parameters
Input File Name : "write control top.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                                : "write control top"
Output Format
                                 : NGC
Target Device
                                  : xc6slx9-3-tqq144
rop Module Name : write_control_top
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style : Auto
ROM Extraction : Yes
Shift Register Extraction
---- Source Options
Top Module Name
Shift Register Extraction : YES
ROM Style
                                  : Auto
```

: YES Resource Sharing Asynchronous To Synchronous : NO Shift Register Minimum Size : 2 Use DSP Block : Auto Automatic Register Balancing : No ---- Target Options : Auto LUT Combining Reduce Control Sets : Auto : YES Add IO Buffers Global Maximum Fanout : 100000 Add Generic Clock Buffer (BUFG) : 16 Register Duplication Optimize Instantiated Primitives : NO Use Clock Enable : Auto Use Synchronous Set Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto Equivalent register Removal : YES ---- General Options : Speed Optimization Goal Optimization Effort : 1 Power Reduction : NO Keep Hierarchy : No Netlist Hierarchy : As Optimized RTL Output : Yes : AllClockNets Global Optimization : YES Read Cores Write Timing Constraints : NO
Cross Clock Analysis : NO
Hierarchy Separator : / Hierarchy Separator Bus Delimiter : <> Case Specifier : Maintain Slice Utilization Ratio : 100
BRAM Utilization Ratio DSP48 Utilization Ratio : 100
Auto BRAM Packing : NO Slice Utilization Ratio Delta : 5 ______ ______ HDL Parsing ______ Analyzing Verilog file "G:\FIFO - VLSI Project\RTL Design\write control top rev 1\binary up counter.v" into library work Parsing module

binary up counter>. Analyzing Verilog file "G:\FIFO - VLSI Project\RTL Design\write control top rev 1\write control top.v" into library work Parsing module <write control top>. ______ HDL Elaboration ______

Elaborating module <write control top>.

Elaborating module

binary up counter>.

```
HDL Synthesis
______
Synthesizing Unit <write control top>.
  Related source file is "G:\FIFO - VLSI Project\RTL
Design\write control top rev 1\write control top.v".
     a length = 3
  Summary:
     no macro.
Unit <write control top> synthesized.
Synthesizing Unit <br/>
<br/>binary up counter>.
  Related source file is "G:\FIFO - VLSI Project\RTL
Design\write control top rev 1\binary up counter.v".
     a length = 3
  Found 4-bit register for signal <b count ptr>.
  Found 4-bit adder for signal <b count ptr[3] GND 2 o add 1 OUT> created at line 37.
     inferred 1 Adder/Subtractor(s).
     inferred 4 D-type flip-flop(s).
Unit <br/>binary up counter> synthesized.
______
HDL Synthesis Report
Macro Statistics
                                     : 1
# Adders/Subtractors
4-bit adder
                                     : 1
# Registers
                                      : 1
4-bit register
                                      : 1
______
______
               Advanced HDL Synthesis
______
Synthesizing (advanced) Unit <br/>binary up counter>.
The following registers are absorbed into counter <b count ptr>: 1 register on signal
<b count ptr>.
Unit <br/>binary up counter> synthesized (advanced).
______
Advanced HDL Synthesis Report
Macro Statistics
                                     : 1
# Counters
4-bit up counter
______
______
                 Low Level Synthesis
______
Optimizing unit <write control top> ...
Mapping all equations...
Building and optimizing final netlist ...
```

```
Found area constraint ratio of 100 (+ 5) on block write control top, actual ratio is 0.
Final Macro Processing ...
______
Final Register Report
Macro Statistics
# Registers
                                       : 4
Flip-Flops
                                       : 4
______
______
                   Partition Report
______
Partition Implementation Status
No Partitions were found in this design.
______
                   Design Summary
______
Top Level Output File Name : write_control_top.ngc
Primitive and Black Box Usage:
# BELS
                        : 6
   INV
                        • 3
   LUT2
LUT3
                        : 1
   LUT4
                        : 1
# FlipFlops/Latches
                        : 4
# Clock Buffers
                        : 1
   BUFGP
                        : 1
                        : 10
# IO Buffers
  IBUF
                        : 2
    OBUF
                        : 8
Device utilization summary:
_____
Selected Device: 6slx9tqg144-3
Slice Logic Utilization:
                             4 out of 11440 0%
6 out of 5720 0%
Number of Slice Registers:
Number of Slice LUTs:
                             6 out of 5720
  Number used as Logic:
                                            0 응
Slice Logic Distribution:
Number of LUT Flip Flop pairs used: 10
 Number with an unused Flip Flop: 6 out of 10 60% Number with an unused LUT: 4 out of 10 40% Number of fully used LUT-FF pairs: 0 out of 10 0%
```

```
Number of unique control sets:
IO Utilization:
Number of IOs:
                             11
Number of bonded IOBs:
                             11 out of 102 10%
Specific Feature Utilization:
Number of BUFG/BUFGCTRLs:
                            1 out of 16 6%
Partition Resource Summary:
_____
No Partitions were found in this design.
_____
______
Timing Report
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
    FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
    GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
______
 ______
Clock Signal
                     | Clock buffer(FF name) | Load |
______
                        | BUFGP | 4 |
______
Asynchronous Control Signals Information:
-----
No asynchronous control signals found in this design
Timing Summary:
_____
Speed Grade: -3
  Minimum period: 2.078ns (Maximum Frequency: 481.325MHz)
  Minimum input arrival time before clock: 3.119ns
  Maximum output required time after clock: 3.762ns
  Maximum combinational path delay: No path found
Timing Details:
_____
All values displayed in nanoseconds (ns)
______
Timing constraint: Default period analysis for Clock 'wr clk'
 Clock period: 2.078ns (frequency: 481.325MHz)
 Total number of paths / destination ports: 10 / 4
-----
Delay:
              2.078ns (Levels of Logic = 1)
 Source: i/b_count_ptr_0 (FF)
Destination: i/b_count_ptr_0 (FF)
Source Clock: wr_clk rising
 Destination Clock: wr clk rising
```

```
Data Path: i/b count_ptr_0 to i/b_count_ptr_0
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   _____
   FDCE:C->Q 6 0.447 0.744 i/b_count_ptr_0 (i/b_count_ptr_0)

TNV:T->0 1 0.206 0.579 i/Mcount_b count_ptr_vor<0>11 INV
                   1 0.206 0.579 i/Mcount_b_count_ptr_xor<0>11_INV_0
   INV:I->O
(Result<0>)
                 0.102 i/b count ptr 0
                      2.078ns (0.755ns logic, 1.323ns route)
  Total
                            (36.3% logic, 63.7% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'wr clk'
 Total number of paths / destination ports: 8 / 8
_____
Offset:
               3.119ns (Levels of Logic = 2)
 Source:
 Source: reset_n (PAD)
Destination: i/b_count_ptr_0 (FF)
 Destination Clock: wr clk rising
 Data Path: reset n to i/b count ptr 0
                             Net
                       Gate
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   -----
                   1 1.222 0.579 reset n IBUF (reset n IBUF)
                   4 0.206 0.683 reset_n_inv1_INV_0 (reset_n_inv) 0.430 i/b_count_ptr_0
   INV:I->O
   FDCE:CLR
   _____
                       3.119ns (1.858ns logic, 1.261ns route)
   Total
                             (59.6% logic, 40.4% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'wr clk'
 Total number of paths / destination ports: 8 / 8
 fset:
Source:     i/b_count_re-_
Destination:     wr_ptr<0> (PAD)
     wr_clk rising
              3.762ns (Levels of Logic = 1)
              i/b_count_ptr_0 (FF)
 Data Path: i/b count ptr 0 to wr ptr<0>
                       Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   ______
             6 0.447 0.744 i/b_count_ptr_0 (i/b_count_ptr_0)
   FDCE:C->Q
                      2.571 wr ptr 0 OBUF (wr ptr<0>)
   OBUF:I->O
   _____
                       3.762ns (3.018ns logic, 0.744ns route)
   Total
                             (80.2% logic, 19.8% route)
______
Cross Clock Domains Report:
______
Clock to Setup on destination clock wr clk
_____
          | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock | Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----
```

Total REAL time to Xst completion: 7.00 secs Total CPU time to Xst completion: 6.89 secs

-->

Total memory usage is 4522784 kilobytes

Number of errors : 0 (0 filtered)
Number of warnings : 0 (0 filtered)
Number of infos : 0 (0 filtered)