```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.23 secs
--> Reading design: fifo top 1.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
    5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
    6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
       9.1) Device utilization summary
        9.2) Partition Resource Summary
        9.3) TIMING REPORT
______
    Synthesis Options Summary
______
---- Source Parameters
Input File Name
Input Format
: "fifo_top_1.prj"
: mixed
                                 : mixed
Input Format
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                                : "fifo top 1"
Output Format
                                 : NGC
Target Device
                                 : xc3s500e-5-fq320
---- Source Options
Top Module Name
                                 : fifo top 1
Top Module Name : fifo
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style
                                 : LUT
RAM Extraction

RAM Style : Auto

ROM Extraction : Yes

Mux Style : Auto

Decoder Extraction : YES

Priority Encoder Extraction : Yes
                                 : Yes
RAM Extraction
                                 : Auto
                                 : Auto
```

: YES : YES

Shift Register Extraction Logical Shifter Extraction

XOR Collapsing

ROM Style : Auto Mux Extraction
Resource Sharing : Yes : YES Asynchronous To Synchronous : NO Multiplier Style : Auto Automatic Register Balancing : No

---- Target Options

: YES Add IO Buffers Global Maximum Fanout : 100000 Add Generic Clock Buffer (BUFG) : 16 Register Duplication
Slice Packing : YES : YES Optimize Instantiated Primitives : NO Use Clock Enable : Auto
Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto Equivalent register Removal : YES

---- General Options

Optimization Goal Optimization Effort : Speed : 1 Keep Hierarchy Netlist Hierarchy

: No : As\_Optimized

: Yes RTL Output

Global Optimization
Read Cores : AllClockNets

: YES Write Timing Constraints : NO
Cross Clock Analysis : NO
Hierarchy Separator · / Hierarchy Separator

: Maintain

Bus Delimiter : <>
Case Specifier : Main
Slice Utilization Ratio : 100
BRAM Utilization Ratio : 100
Verilog 2001 : YES
Auto BRAM Packing : NO Slice Utilization Ratio Delta : 5

\_\_\_\_\_\_

\_\_\_\_\_\_

HDL Compilation \_\_\_\_\_\_

Compiling verilog file "../flag logic/flag logic 8/wr ptr diff.v" in library work Compiling verilog file "../flag logic/flag logic 8/flag logic wr.v" in library work Module <wr ptr diff> compiled

Compiling verilog file "../flag logic/flag logic 7/rd ptr diff.v" in library work Module <flag logic wr> compiled

Compiling verilog file "../flag\_logic/flag\_logic\_7/rd flag logic.v" in library work Module <rd ptr diff> compiled

Compiling verilog file "../flag logic/flag logic 8/flag top wr.v" in library work

Module <rd flag logic> compiled Compiling verilog file "../flag logic/flag logic 7/flag logic top rd.v" in library work Compiling verilog include file "para.h"

Module <flag top wr> compiled

Compiling verilog file "sync basic top 1.v" in library work

Compiling verilog include file "para.h"

Module <flag logic top rd> compiled

Compiling verilog file "gray to bin top 1.v" in library work

```
Compiling verilog include file "para.h"
Module <sync basic top 1> compiled
Compiling verilog file "dpsram basic top 1.v" in library work
Compiling verilog include file "para.h"
Module <gray_to bin top 1> compiled
Compiling verilog file "bin to gray top 1.v" in library work
Compiling verilog include file "para.h"
Module <dpsram basic top 1> compiled
Compiling verilog file "binary_up_counter.v" in library work
Compiling verilog include file "para.h"
Module <bin to gray top 1> compiled
Compiling verilog file "../flag logic/flag logic top 1.v" in library work
Compiling verilog include file "para.h"
Module <br/>
<br/>binary up counter> compiled
Compiling verilog file "wr ptr sync top 1.v" in library work
Compiling verilog include file "para.h"
Module <flag logic top 1> compiled
Compiling verilog file "write control top 1.v" in library work
Compiling verilog include file "para.h"
Module <wr ptr sync top 1> compiled
Compiling verilog file "read control top 1.v" in library work
Compiling verilog include file "para.h"
Module <write control top 1> compiled
Compiling verilog file "rd ptr sync top 1.v" in library work
Compiling verilog include file "para.h"
Module <read control top 1> compiled
Compiling verilog file "dpsram top 1.v" in library work
Compiling verilog include file "para.h"
Module <rd ptr sync top 1> compiled
Compiling verilog file "fifo top 1.v" in library work
Compiling verilog include file "para.h"
Module <dpsram top 1> compiled
Module <fifo top 1> compiled
No errors in compilation
Analysis of file <"fifo top 1.prj"> succeeded.
______
                    Design Hierarchy Analysis
______
Analyzing hierarchy for module <fifo top 1> in library <work>.
Analyzing hierarchy for module <dpsram top 1> in library <work>.
Analyzing hierarchy for module <read control top 1> in library <work>.
Analyzing hierarchy for module <write control top 1> in library <work>.
Analyzing hierarchy for module <wr ptr sync top 1> in library <work>.
Analyzing hierarchy for module <rd ptr sync top 1> in library <work>.
Analyzing hierarchy for module <flag logic top 1> in library <work>.
Analyzing hierarchy for module <dpsram basic top 1> in library <work>.
```

Analyzing hierarchy for module <br/> <br/>binary up counter> in library <work>.

Analyzing hierarchy for module <bin to gray top 1> in library <work>.

Analyzing hierarchy for module <sync basic top 1> in library <work>.

```
Analyzing hierarchy for module <gray to bin top 1> in library <work> with parameters.
      Analyzing hierarchy for module <flag logic top rd> in library <work>.
Analyzing hierarchy for module <flag top wr> in library <work> with parameters.
      Analyzing hierarchy for module <rd ptr diff> in library <work> with parameters.
      config depth = "111"
Analyzing hierarchy for module <rd flag logic> in library <work> with parameters.
      Analyzing hierarchy for module <wr ptr diff> in library <work> with parameters.
      config depth = "111"
Analyzing hierarchy for module <flaq logic wr> in library <work> with parameters.
      ______
                   HDL Analysis
______
Analyzing top module <fifo top 1>.
Module <fifo top 1> is correct for synthesis.
Analyzing module <dpsram top 1> in library <work>.
Module <dpsram top 1> is correct for synthesis.
Analyzing module <dpsram basic top 1> in library <work>.
Module <dpsram basic top 1> is correct for synthesis.
Analyzing module <read control top 1> in library <work>.
Module <read control top 1> is correct for synthesis.
Analyzing module <br/>
<br/>binary up counter> in library <work>.
Module <br/>
<br/>binary up counter> is correct for synthesis.
Analyzing module <write control top 1> in library <work>.
Module <write control top 1> is correct for synthesis.
Analyzing module <wr ptr sync top 1> in library <work>.
Module <wr ptr sync top 1> is correct for synthesis.
Analyzing module <bin to gray top 1> in library <work>.
Module <bin to gray top 1> is correct for synthesis.
Analyzing module <sync basic top 1> in library <work>.
Module <sync basic top 1> is correct for synthesis.
Analyzing module <gray_to_bin_top_1> in library <work>.
      Module <gray to bin top 1> is correct for synthesis.
Analyzing module <rd ptr sync top 1> in library <work>.
```

```
Module <rd ptr sync top 1> is correct for synthesis.
Analyzing module <flag logic top 1> in library <work>.
Module <flag logic top 1> is correct for synthesis.
Analyzing module <flag logic top rd> in library <work>.
Module <flag logic top rd> is correct for synthesis.
Analyzing module <rd ptr diff> in library <work>.
      config depth = 3'b111
Module <rd ptr diff> is correct for synthesis.
Analyzing module <rd flag logic> in library <work>.
      Module <rd flag logic> is correct for synthesis.
Analyzing module <flag top wr> in library <work>.
      Module <flag top wr> is correct for synthesis.
Analyzing module <wr ptr diff> in library <work>.
      config depth = 3'b111
Module <wr ptr diff> is correct for synthesis.
Analyzing module <flag logic wr> in library <work>.
      Module <flag logic wr> is correct for synthesis.
______
                    HDL Synthesis
______
Performing bidirectional port resolution...
Synthesizing Unit <dpsram basic top 1>.
   Related source file is "dpsram basic top 1.v".
   Found 8x8-bit dual-port RAM <Mram mem> for signal <mem>.
   Found 8-bit register for signal <data out port1>.
   Found 8-bit register for signal <data out port2>.
   Summary:
      inferred 1 RAM(s).
      inferred 16 D-type flip-flop(s).
Unit <dpsram basic top 1> synthesized.
Synthesizing Unit <binary up counter>.
   Related source file is "binary up counter.v".
   Found 4-bit up counter for signal <b count ptr>.
   Summary:
      inferred 1 Counter(s).
Unit <binary_up_counter> synthesized.
Synthesizing Unit <bin to gray top 1>.
   Related source file is "bin to gray top 1.v".
   Found 2-bit xor2 for signal <data out<1:0>>.
```

```
Synthesizing Unit <sync basic top 1>.
    Related source file is "sync basic top 1.v".
    Found 3-bit register for signal <data out>.
    Found 3-bit register for signal <dff 1>.
    Summary:
        inferred 6 D-type flip-flop(s).
Unit <sync basic top 1> synthesized.
Synthesizing Unit <gray to bin top 1>.
    Related source file is "gray to bin top 1.v".
    Found 1-bit xor2 for signal <data out<0>>.
    Found 1-bit xor2 for signal <data out 0$xor0000> created at line 22.
Unit <gray to bin top 1> synthesized.
Synthesizing Unit <rd ptr diff>.
    Related source file is "../flag logic/flag logic 7/rd ptr diff.v".
    Found 3-bit addsub for signal <ptr diff rd$addsub0000>.
    Found 3-bit adder for signal <ptr diff rd$addsub0001> created at line 37.
    Found 3-bit comparator greatequal for signal <ptr diff rd$cmp ge0000> created at line
34.
    Summary:
        inferred 2 Adder/Subtractor(s).
        inferred 1 Comparator(s).
Unit <rd ptr diff> synthesized.
Synthesizing Unit <rd flag logic>.
    Related source file is "../flag logic/flag logic 7/rd flag logic.v".
    Found 1-bit xor2 for signal <w1>.
Unit <rd flag logic> synthesized.
Synthesizing Unit <wr ptr diff>.
    Related source file is "../flag logic/flag logic 8/wr ptr diff.v".
    Found 3-bit addsub for signal <ptr diff wr$addsub0000>.
    Found 3-bit adder for signal <ptr diff wr$addsub0001> created at line 40.
    Found 3-bit comparator greatequal for signal <ptr diff wr$cmp ge0000> created at line
36.
    Summary:
       inferred 2 Adder/Subtractor(s).
       inferred 1 Comparator(s).
Unit <wr ptr diff> synthesized.
Synthesizing Unit <flag logic wr>.
    Related source file is "../flag logic/flag logic 8/flag logic wr.v".
    Found 1-bit xor2 for signal <w1>.
Unit <flag logic wr> synthesized.
Synthesizing Unit <dpsram top 1>.
    Related source file is "dpsram top 1.v".
    Found 8-bit tristate buffer for signal <idle pin 2>.
    Summary:
        inferred 8 Tristate(s).
Unit <dpsram_top_1> synthesized.
```

Unit <bin to gray top 1> synthesized.

```
Synthesizing Unit <read control top 1>.
   Related source file is "read control top 1.v".
Unit <read control top 1> synthesized.
Synthesizing Unit <write control top 1>.
    Related source file is "write control top 1.v".
Unit <write control top 1> synthesized.
Synthesizing Unit <wr ptr sync top 1>.
    Related source file is "wr ptr sync top 1.v".
Unit <wr ptr sync top 1> synthesized.
Synthesizing Unit <rd ptr sync top 1>.
   Related source file is "rd ptr sync top 1.v".
Unit <rd ptr sync top 1> synthesized.
Synthesizing Unit <flag logic top rd>.
    Related source file is "../flag logic/flag logic 7/flag logic top rd.v".
Unit <flag logic top rd> synthesized.
Synthesizing Unit <flag top wr>.
   Related source file is "../flag logic/flag logic 8/flag top wr.v".
Unit <flag top wr> synthesized.
Synthesizing Unit <flag logic top 1>.
   Related source file is "../flag logic/flag logic top 1.v".
Unit <flag logic top 1> synthesized.
Synthesizing Unit <fifo top 1>.
    Related source file is "fifo top 1.v".
Unit <fifo top 1> synthesized.
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic
operations in this design can share the same physical resources for reduced device
utilization. For improved clock frequency you may try to disable resource sharing.
______
HDL Synthesis Report
Macro Statistics
                                                     : 1
# RAMs
8x8-bit dual-port RAM
                                                     : 1
# Adders/Subtractors
                                                     : 4
3-bit adder
                                                     : 2
3-bit addsub
# Counters
                                                     : 2
                                                     : 2
4-bit up counter
# Registers
                                                     : 6
3-bit register
                                                     : 4
8-bit register
                                                     : 2
                                                     : 2
# Comparators
```

3-bit comparator greatequal

```
1-bit tristate buffer
# Xors
                                     : 10
1-bit xor2
                                     : 10
______
______
                Advanced HDL Synthesis
______
WARNING: Xst: 2404 - FFs/Latches <data out port1<7:0>> (without init value) have a constant
value of 0 in block <dpsram basic top 1>.
Synthesizing (advanced) Unit <dpsram basic top 1>.
INFO:Xst:3231 - The small RAM <Mram mem> will be implemented on LUTs in order to maximize
performance and save block RAM resources. If you want to force its implementation on
block, use option/constraint ram style.
  ______
           | Distributed
                                          | ram type
     aspect ratio | 8-word x 8-bit
     clkA | connected to signal <clk_port1> | rise
weA | connected to signal <en_port1> | high
addrA | connected to signal <addr_in_port1> |
diA | connected to signal <data_in_port1> |
  ______
  | Port B
     aspect ratio | 8-word x 8-bit
     addrB | connected to signal <addr_in_port2> |
                | connected to internal node |
     doB
  ______
Unit <dpsram basic top 1> synthesized (advanced).
_____
Advanced HDL Synthesis Report
Macro Statistics
# RAMs
                                     : 1
8x8-bit dual-port distributed RAM
# Adders/Subtractors
3-bit adder
3-bit addsub
# Counters
4-bit up counter
# Registers
Flip-Flops
# Comparators
3-bit comparator greatequal
# Xors
                                     : 10
1-bit xor2
                                     : 10
_______
______
                Low Level Synthesis
______
```

: 8

Optimizing unit <fifo top 1> ...

# Tristates

```
Optimizing unit <dpsram basic top 1> ...
Optimizing unit <rd ptr diff> ...
Optimizing unit <wr ptr diff> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fifo top 1, actual ratio is 0.
FlipFlop rd_ctrl_top/i_2/b_count_ptr_1 has been replicated 1 time(s)
Final Macro Processing ...
______
Final Register Report
Macro Statistics
                                      : 29
# Registers
Flip-Flops
                                       : 29
______
______
         Partition Report
_____
Partition Implementation Status
-----
No Partitions were found in this design.
______
                   Final Report
______
Final Results
RTL Top Level Output File Name : fifo_top_1.ngr
Top Level Output File Name : fifo_top_1
Output Format
                        : NGC
Optimization Goal
                        : Speed
Keep Hierarchy
                        : No
Design Statistics
# IOs
                         : 25
Cell Usage :
# BELS
                        : 111
                        : 1
    GND
   INV
   LUT2
                        : 6
   LUT2_D
LUT3
LUT3_L
LUT4
                        : 2
                        : 18
                        : 1
                        : 57
   LUT4_D
LUT4_L
                        : 5
                        : 14
    MUXF5
                        : 5
# FlipFlops/Latches
                        : 29
                        : 8
    FD
    FDC
                        : 21
```

```
: 8
# RAMS
# RAM16X1D
# Clock Buffers
# BUFGP
                   : 2
                   : 23
# IO Buffers
  IBUF
                   : 11
   OBUF
                   : 12
_____
Device utilization summary:
______
Selected Device: 3s500efg320-5
Number of Slices:
                      63 out of 4656 1%
                      29 out of 9312
Number of Slice Flip Flops:
                                   0%
                      121 out of 9312 1%
Number of 4 input LUTs:
  Number used as logic:
                      105
  Number used as RAMs:
                       16
Number of IOs:
                       25
Number of bonded IOBs:
                       25 out of 232 10%
                       2 out of 24 8%
Number of GCLKs:
_____
Partition Resource Summary:
No Partitions were found in this design.
_____
______
TIMING REPORT
NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
   FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
   GENERATED AFTER PLACE-and-ROUTE.
Clock Information:
-----+
Clock Signal
                   | Clock buffer(FF name) | Load |
-----+
                   BUFGP
                                 | 19
rd clk
                   | BUFGP
wr clk
                                 | 18
______
Asynchronous Control Signals Information:
_____
______
----+
Control Signal
                                        | Buffer(FF
             | Load |
name)
rd_sync_top/sync_2/reset_n_inv(rd_sync_top/sync_2/reset_n_inv1_INV_0:0)|
NONE(rd ctrl top/i 2/b count ptr 0) | 21 |
___________
----+
```

```
______
Speed Grade: -5
  Minimum period: 7.486ns (Maximum Frequency: 133.588MHz)
  Minimum input arrival time before clock: 6.422ns
  Maximum output required time after clock: 10.810ns
  Maximum combinational path delay: 8.611ns
Timing Detail:
-----
All values displayed in nanoseconds (ns)
_____
Timing constraint: Default period analysis for Clock 'rd clk'
 Clock period: 7.486ns (frequency: 133.588MHz)
 Total number of paths / destination ports: 1053 / 16
______
                 7.486ns (Levels of Logic = 6)
Delay:
                rd_ctrl_top/i_2/b_count_ptr_0 (FF)
                rd ctrl top/i 2/b count ptr 0 (FF)
 Destination:
 Source Clock: rd clk rising
 Destination Clock: rd clk rising
 Data Path: rd ctrl top/i 2/b count ptr 0 to rd ctrl top/i 2/b count ptr 0
                          Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
               20 0.514 0.940 rd ctrl top/i 2/b count ptr 0
   FDC:C->Q
(rd ctrl top/i 2/b count ptr 0)
    LUT4:I3->0 1 0.612 0.360
flag logic top/empty/ptr diff rd/ptr diff rd cmp ge00001 SW1 (N40)
    LUT4:I3->0 15 0.612 0.867
flag logic top/empty/ptr diff rd/ptr diff rd cmp ge00001
(flag_logic_top/empty/ptr_diff_rd/ptr_diff_rd_cmp_ge00002)
    LUT4:I3->0 1 0.612 0.000
flag_logic_top/empty/ptr_diff_rd/ptr_diff rd<2> SW0 G (N157)
    MUXF5:I1->0 1 0.278 0.360
flag_logic_top/empty/ptr_diff_rd/ptr_diff_rd<2>_SW0 (N13)
    LUT4 D:I3->0 13 0.612 0.839
flag logic top/empty/ptr diff rd/ptr diff rd<2> (flag logic top/empty/temp ptr diff rd<2>)
    LUT4:I3->0 1 0.612 0.000 rd ctrl top/i 2/b count ptr 3 rstpot
(rd ctrl top/i 2/b count ptr 3 rstpot)
                                     rd ctrl top/i 2/b count ptr 3
   Total
                          7.486ns (4.120ns logic, 3.366ns route)
                                 (55.0% logic, 45.0% route)
______
Timing constraint: Default period analysis for Clock 'wr clk'
 Clock period: 6.762ns (frequency: 147.875MHz)
 Total number of paths / destination ports: 760 / 39
                 6.762ns (Levels of Logic = 5)
Delay:
 Source:
                wr ctrl top/i 1/b count ptr 0 (FF)
 Destination:
                wr ctrl top/i 1/b count ptr 2 (FF)
 Source Clock: wr clk rising
 Destination Clock: wr clk rising
 Data Path: wr ctrl top/i 1/b count ptr 0 to wr ctrl top/i 1/b count ptr 2
                           Gate Net
```

Timing Summary:

```
Cell:in->out fanout Delay Delay Logical Name (Net Name)
   -----
             38 0.514 1.104 wr ctrl top/i 1/b count ptr 0
   FDC:C->Q
(wr ctrl top/i 1/b count ptr 0)
   LUT4:I2->O 1 0.612 0.387
flag logic top/full/ptr diff wr/ptr diff wr cmp ge00001 SW0 (N85)
   LUT4:I2->0 5 0.612 0.541
flag logic top/full/ptr diff wr/ptr diff wr cmp ge00001
(flag logic top/full/ptr diff wr/ptr diff wr cmp ge00002)
   LUT4:I3->0 4 0.612 0.499 wr ctrl top/enable wr out SWO SWO (N23)
                   1 0.641 0.360 wr ctrl top/enable wr out SW4 (N94)
   MUXF5:S->O
                    1 0.612 0.000 wr_ctrl_top/i_1/b_count_ptr_2_rstpot
   LUT4:I3->O
(wr_ctrl_top/i_1/b_count_ptr_2_rstpot)
           0.268
                                 wr ctrl top/i 1/b count ptr 2
                       6.762ns (3.871ns logic, 2.891ns route)
   Total
                             (57.2% logic, 42.8% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'wr clk'
 Total number of paths / destination ports: 73 / 20
______
              5.421ns (Levels of Logic = 4)
Offset:
 Source:
 Source: reset_n (PAD)
Destination: sram_top/memory/Mram_mem8 (RAM)
 Destination Clock: wr clk rising
 Data Path: reset n to sram top/memory/Mram mem8
                       Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   -----
   flag logic top/full/ptr diff wr/ptr diff wr<2> F (N158)
   MUXF5:10->0 7 0.278 0.605
flag logic top/full/ptr diff wr/ptr diff wr<2> (flag logic top/full/temp ptr diff wr<2>)
   LUT4:I3->0 8 0.612 0.643 wr ctrl top/enable wr out (tmp wr in)
                      0.341 sram top/memory/Mram mem1
   RAM16X1D:WE
   Total
                       5.421ns (2.949ns logic, 2.472ns route)
                             (54.4% logic, 45.6% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'rd clk'
 Total number of paths / destination ports: 121 / 13
______
Offset:
               6.422ns (Levels of Logic = 5)
 Source:
              reset n (PAD)
 Destination: sram top/memory/data_out_port2_7 (FF)
 Destination Clock: rd clk rising
 Data Path: reset n to sram top/memory/data out port2 7
                       Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   ______
   IBUF:I->O 28 1.106 1.102
LUT4_D:I2->O 12 0.612 0.969
                  28 1.106 1.102 reset n IBUF (reset n IBUF)
flag logic top/empty/ptr diff rd/ptr diff rd<0>1 SW0 (N106)
   LUT3:I0->0 1 0.612 0.360 rd ctrl top/enable rd out SW0 SW0 SW4
(N118)
   LUT4 L:I3->LO 1 0.612 0.169 rd ctrl top/enable rd out SW4 (N56)
```

```
LUT4:I1->0 1 0.612 0.000 sram top/memory/data out port2 7 rstpot
(sram_top/memory/data_out_port2_7_rstpot)
   FD:D
         0.268
                                   sram top/memory/data out port2 7
   Total
                        6.422ns (3.822ns logic, 2.600ns route)
                               (59.5% logic, 40.5% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'rd clk'
 Total number of paths / destination ports: 148 / 11
______
Offset:
               10.810ns (Levels of Logic = 7)
 Source: rd_ctrl_top/i_2/b_count_ptr_0 (FF)
Destination: f_empty (PAD)
Source Clock: rd_clk rising
 Data Path: rd ctrl top/i 2/b count ptr 0 to f empty
                        Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   _____
           20 0.514 0.940 rd ctrl top/i 2/b count ptr 0
   FDC:C->Q
(rd ctrl top/i 2/b count ptr 0)
   LUT4:I3->0 1 0.612 0.360
flag_logic_top/empty/ptr_diff_rd/ptr_diff_rd_cmp_ge00001_SW1 (N40)
   LUT4:I3->0 15 0.612 0.867
flag logic top/empty/ptr diff rd/ptr diff rd cmp ge00001
(flag logic top/empty/ptr diff rd/ptr diff rd cmp ge00002)
   1 0.612 0.000
flag logic top/empty/ptr diff rd/ptr diff rd<2> SW0 G (N157)
   MUXF5:I1->0 1 0.278 0.360
flag_logic_top/empty/ptr_diff_rd/ptr diff rd<2> SW0 (N13)
   LUT4 D:I3->0 13 0.612 0.905
flag logic top/empty/ptr diff rd/ptr diff rd<2> (flag logic top/empty/temp ptr diff rd<2>)
                    1 0.612 0.357 flag logic top/empty/flag rd/f empty
   LUT4:I1->O
(f empty OBUF)
   OBUF:I->O
                       3.169
                                   f empty OBUF (f empty)
   Total
                     10.810ns (7.021ns logic, 3.789ns route)
                          (65.0% logic, 35.0% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'wr clk'
 Total number of paths / destination ports: 118 / 3
         10.051ns (Levels of Logic = 6)
Offset:
 Source:
 Source: wr_ctrl_top/i_1/b_count_ptr_0 (FF)
Destination: f_full (PAD)
 Source Clock:
               wr clk rising
 Data Path: wr ctrl top/i 1/b count ptr 0 to f full
                        Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   _____
            38 0.514 1.104 wr ctrl top/i 1/b count ptr 0
   FDC:C->Q
(wr ctrl top/i 1/b count ptr 0)
   flag logic top/full/ptr diff wr/ptr diff wr cmp ge00001 SW0 (N85)
   LUT4:I2->O
                   5 0.612 0.568
flag_logic_top/full/ptr_diff_wr/ptr diff wr cmp ge00001
(flag logic top/full/ptr diff wr/ptr diff wr cmp ge00002)
```

LUT3:I2->0

2 0.612 0.532

```
flag logic top/full/ptr diff wr/ptr diff wr<0>1 (flag logic top/full/temp ptr diff wr<0>)
   LUT3:I0->0 1 0.612 0.360 flag_logic_top/full/flag_wr/f_full_SW0 (N7)
   LUT4:I3->0
                  1 0.612 0.357 flag logic top/full/flag wr/f full
(f full OBUF)
                    3.169 f full OBUF (f full)
   OBUF:I->O
  -----
  Total
                    10.051ns (6.743ns logic, 3.308ns route)
                           (67.1% logic, 32.9% route)
______
Timing constraint: Default path analysis
 Total number of paths / destination ports: 20 / 4
______
 elay: 8.611ns (Levels of Logic = 5)
Source: reset_n (PAD)
Destination: f_empty (PAD)
Delay:
 Data Path: reset_n to f empty
                     Gate
                           Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
  _____
   IBUF:I->O
                 28 1.106 1.224 reset n IBUF (reset n IBUF)
   LUT3:I0->O 2 0.612 0.410
flag logic top/empty/ptr diff rd/ptr diff rd<0>1 (flag logic top/empty/temp ptr diff rd<0>)
   LUT4:I0->0
                  1 0.612 0.357 flag logic top/empty/flag rd/f empty
(f_empty OBUF)
   OBUF:I->O
                               f empty OBUF (f empty)
                     3.169
  _____
  Total
                     8.611ns (6.111ns logic, 2.500ns route)
                           (71.0% logic, 29.0% route)
______
Total CPU time to Xst completion: 14.25 secs
-->
```

Total REAL time to Xst completion: 14.00 secs

Total memory usage is 4537132 kilobytes

Number of errors : 0 ( 0 filtered) Number of warnings: 1 ( 0 filtered) Number of infos : 2 ( 0 filtered)