```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
--> Reading design: dp sram top 1.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
      4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
      5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
      8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
           8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report
______
    Synthesis Options Summary
______
---- Source Parameters
Input File Name : "dp sram top 1.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                                : "dp sram top 1"
Output Format
                                 : NGC
Target Device
                                  : xc6slx9-3-tqq144
rop Module Name : dp_sram_top_1
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style : Auto
ROM Extraction : Yes
Shift Register Extraction
---- Source Options
Top Module Name
Shift Register Extraction : YES
ROM Style
                                  : Auto
```

```
: YES
Resource Sharing
Asynchronous To Synchronous
                          : NO
Shift Register Minimum Size
                          : 2
Use DSP Block
                          : Auto
Automatic Register Balancing
                          : No
---- Target Options
                         : Auto
LUT Combining
Reduce Control Sets
                           : Auto
                          : YES
Add IO Buffers
Global Maximum Fanout
                          : 100000
                          : 16
Add Generic Clock Buffer (BUFG)
Register Duplication
Optimize Instantiated Primitives : NO
Use Clock Enable
                          : Auto
Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto
Equivalent register Removal
                          : YES
---- General Options
                         : Speed
Optimization Goal
Optimization Effort
                          : 1
Power Reduction
                           : NO
Keep Hierarchy
                          : No
Netlist Hierarchy
                          : As Optimized
                          : Yes
RTL Output
Global Optimization
                         : AllClockNets
Read Cores
                          : YES
Write Timing Constraints
Cross Clock Analysis
                       : NO
                          : NO
Hierarchy Separator
                          : /
Bus Delimiter
                          : <>
Case Specifier : 100
Slice Utilization Ratio : 100
Case Specifier : 100
                          : Maintain
DSP48 Utilization Ratio : 100
Auto BRAM Packing : NO
Slice Utilization Ratio Delta : 5
______
______
* HDL Parsing
______
Analyzing Verilog file "I:\RTL Codes Dual Port SRAM For FIFO\dp sram\dp sram basic.v" into
library work
Parsing module <dp sram basic>.
Analyzing Verilog file "I:\RTL Codes Dual Port SRAM For FIFO\dp sram\dp sram top 1.v" into
library work
Parsing module <dp sram top 1>.
______
                     HDL Elaboration
______
Elaborating module <dp sram top 1>.
Elaborating module <dp sram basic>.
```

WARNING: HDLCompiler: 1127 - "I:\RTL_Codes_Dual_Port_SRAM_For_FIFO\dp_sram\dp_sram_basic.v"

```
Line 58: Assignment to ctrl port1 reg ignored, since the identifier is never used
______
                      HDL Synthesis
______
Synthesizing Unit <dp sram top 1>.
   Related source file is "I:\RTL Codes Dual Port SRAM For FIFO\dp sram\dp sram top 1.v".
      a length = 3
      d length = 8
INFO:Xst:3210 - "I:\RTL Codes Dual Port SRAM For FIFO\dp sram\dp sram top 1.v" line 36:
Output port <data out port1> of the instance <memory> is unconnected or connected to
loadless signal.
   Found 1-bit tristate buffer for signal <idle pin 2<7>> created at line 34
   Found 1-bit tristate buffer for signal <idle pin 2<6>> created at line 34
   Found 1-bit tristate buffer for signal <idle pin 2<5>> created at line 34
   Found 1-bit tristate buffer for signal <idle pin 2<4>> created at line 34
   Found 1-bit tristate buffer for signal <idle pin 2<3>> created at line 34
   Found 1-bit tristate buffer for signal <idle pin 2<2>> created at line 34
   Found 1-bit tristate buffer for signal <idle pin 2<1>> created at line 34
   Found 1-bit tristate buffer for signal <idle pin 2<0>> created at line 34
   Summary:
      inferred 8 Tristate(s).
Unit <dp sram top 1> synthesized.
Synthesizing Unit <dp sram basic>.
   Related source file is "I:\RTL Codes Dual Port SRAM For FIFO\dp sram\dp sram basic.v".
      a length = 3
      d length = 8
      depth fifo = 8
   Found 8x8-bit dual-port RAM <Mram mem> for signal <mem>.
   Found 8-bit register for signal <data out port2>.
   Found 8-bit register for signal <data out port1>.
   Summary:
      inferred 1 RAM(s).
      inferred 16 D-type flip-flop(s).
Unit <dp sram basic> synthesized.
______
HDL Synthesis Report
Macro Statistics
# RAMs
                                           : 1
8x8-bit dual-port RAM
                                            : 1
# Registers
8-bit register
# Tristates
                                            : 8
1-bit tristate buffer
______
______
                  Advanced HDL Synthesis
______
Synthesizing (advanced) Unit <dp sram basic>.
INFO:Xst:3226 - The RAM <Mram mem> will be implemented as a BLOCK RAM, absorbing the
following register(s): <data out port2>
   ______
```

| ram type

| Block

```
| aspect ratio | 8-word x 8-bit
        mode | write-first
    clkA | connected to signal <clk_port1> | rise | weA | connected to signal <ctrl_port1_0> | high | addrA | connected to signal <addr_in_port1> | diA | connected to signal <data_in_port1> |
        clkA
      ______
    | optimization | speed
    | Port B
       aspect ratio | 8-word x 8-bit
    mode | write-first | clkB | connected to signal <clk_port2> | rise enB | connected to signal <en_port2> | high weB | connected to signal <GND> | high
                        | connected to signal <addr_in_port2> |
        addrB
                        | connected to signal <data in port2> |
                         | connected to signal <data out port2> |
    | optimization | speed
Unit <dp sram basic> synthesized (advanced).
Advanced HDL Synthesis Report
Macro Statistics
# RAMs
                                                         : 1
8x8-bit dual-port block RAM
                                                         • 1
# Registers
Flip-Flops
______
        Low Level Synthesis
```

WARNING: Xst: 1710 - FF/Latch < data out port1 0> (without init value) has a constant value of 0 in block <dp sram basic>. This FF/Latch will be trimmed during the optimization

WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data out port1 1> (without init value) has a constant value of 0 in block <dp sram basic>. This FF/Latch will be trimmed during the optimization process.

WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data out port1 2> (without init value) has a constant value of 0 in block <dp sram basic>. This FF/Latch will be trimmed during the optimization process.

WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data out port1 3> (without init value) has a constant value of 0 in block <dp sram basic>. This FF/Latch will be trimmed during the optimization process.

WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data out port1 4> (without init value) has a constant value of 0 in block <dp sram basic>. This FF/Latch will be trimmed during the optimization process.

WARNING: Xst: 1895 - Due to other FF/Latch trimming, FF/Latch <data out port1 5> (without init value) has a constant value of 0 in block <dp sram basic>. This FF/Latch will be trimmed during the optimization process.

WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data out port1 6> (without init value) has a constant value of 0 in block <dp sram basic>. This FF/Latch will be trimmed during the optimization process.

WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data out port1 7> (without

```
init value) has a constant value of 0 in block <dp sram basic>. This FF/Latch will be
trimmed during the optimization process.
Optimizing unit <dp sram top 1> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block dp sram top 1, actual ratio is 0.
Final Macro Processing ...
______
Final Register Report
Found no macro
______
______
                   Partition Report
______
Partition Implementation Status
No Partitions were found in this design.
_____
______
                   Design Summary
______
Top Level Output File Name : dp sram top 1.ngc
Primitive and Black Box Usage:
                        : 2
    GND
                        : 1
    VCC
# RAMS
                        : 1
    RAMB8BWER
                        : 1
# Clock Buffers
                        : 2
    BUFGP
                        : 2
# IO Buffers
                        : 24
   IBUF
                        : 16
    OBUF
Device utilization summary:
______
Selected Device: 6slx9tqg144-3
Slice Logic Utilization:
Slice Logic Distribution:
Number of LUT Flip Flop pairs used:
  Number with an unused Flip Flop: 0 out of 0 Number with an unused LUT: 0 out of 0
  Number of fully used LUT-FF pairs: 0 out of Number of unique control sets: 0
```

IO Utilization:
Number of IOs:

Number of bonded IOBs: 26 out of 102 25%

26

Specific Feature Utilization:

Number of Block RAM/FIFO: 1 out of 32 3%

Number using Block RAM only: 1

Number of BUFG/BUFGCTRLs: 2 out of 16 12%

Partition Resource Summary:

No Partitions were found in this design.

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

Clock Signal	Clock buffer(FF name)	+ Load	-+ -+
rd_clk wr_clk	BUFGP BUFGP	1	

Asynchronous Control Signals Information:

No asynchronous control signals found in this design

Timing Summary:

Speed Grade: -3

Minimum period: No path found

Minimum input arrival time before clock: 2.151ns Maximum output required time after clock: 5.000ns Maximum combinational path delay: No path found

Timing Details:

All values displayed in nanoseconds (ns)

Timing constraint: Default OFFSET IN BEFORE for Clock 'rd_clk'

Total number of paths / destination ports: 4 / 4

Offset: 2.151ns (Levels of Logic = 1)

Source: b_rd_ptr<2> (PAD)
Destination: memory/Mram mem (RAM)

Destination Clock: rd clk rising

```
Data Path: b rd ptr<2> to memory/Mram mem
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
  IBUF:I->0 1 1.222 0.579 b rd ptr 2 IBUF (b rd ptr 2 IBUF)
                    0.350
   RAMB8BWER: ADDRBRDADDR5
                              memory/Mram mem
  _____
                    2.151ns (1.572ns logic, 0.579ns route)
  Total
                          (73.1% logic, 26.9% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'wr clk'
 Total number of paths / destination ports: 13 / 13
_____
Offset:
             2.151ns (Levels of Logic = 1)
 Source:
             b wr ptr<2> (PAD)
 Destination: D_wi_pui\2/ (FAD)

memory/Mram_mem (RAM)
 Destination Clock: wr clk rising
 Data Path: b wr ptr<2> to memory/Mram mem
                    Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
  IBUF:I->0 1 1.222 0.579 b_wr_ptr_2_IBUF (b_wr_ptr_2_IBUF)
                    0.350
                             memory/Mram mem
   RAMB8BWER: ADDRAWRADDR5
  -----
                    2.151ns (1.572ns logic, 0.579ns route)
  Total
                         (73.1% logic, 26.9% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'rd clk'
 Total number of paths / destination ports: 8 / 8
______
             5.000ns (Levels of Logic = 1)
Offset:
 Source:
            memory/Mram_mem (RAM)
 Destination: rd_data_out<7> (PAD)
Source Clock: rd_clk rising
 Data Path: memory/Mram mem to rd data out<7>
                 Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
  _____
   RAMB8BWER:CLKBRDCLK->DOBDO7 1 1.850 0.579 memory/Mram mem (rd data out 7 OBUF)
   OBUF:I->O 2.571 rd data out 7 OBUF (rd data out<7>)
  _____
                     5.000ns (4.421ns logic, 0.579ns route)
                          (88.4% logic, 11.6% route)
______
Cross Clock Domains Report:
_______
Total REAL time to Xst completion: 5.00 secs
```

-->

Total CPU time to Xst completion: 4.80 secs

Total memory usage is 4509240 kilobytes

Number of errors : 0 (0 filtered)
Number of warnings : 9 (0 filtered)
Number of infos : 2 (0 filtered)