Release 14.7 Map P.20131013 (nt64)
Xilinx Mapping Report File for Design 'fifo top 1'

## Design Information

-----

Command Line : map -intstyle ise -p xc3s500e-fg320-5 -cm area -ir off -pr off

-c 100 -o fifo top 1 map.ncd fifo top 1.ngd fifo top 1.pcf

Target Device : xc3s500e
Target Package : fg320
Target Speed : -5

Mapper Version: spartan3e -- \$Revision: 1.55 \$

Mapped Date : Thu Oct 10 14:50:38 2019

## Design Summary

\_\_\_\_\_

Number of errors: 0 Number of warnings: 0

Logic Utilization:

Number of Slice Flip Flops: 29 out of 9,312 1% Number of 4 input LUTs: 120 out of 9,312 1%

Logic Distribution:

Number of occupied Slices: 68 out of 4,656 1%

Number of Slices containing only related logic: 68 out of 68 100% Number of Slices containing unrelated logic: 0 out of 68 0%

\*See NOTES below for an explanation of the effects of unrelated logic.

Total Number of 4 input LUTs: 120 out of 9,312 1%

Number used as logic: 104
Number used for Dual Port RAMs: 16
(Two LUTs used per Dual Port RAM)

The Slice Logic Distribution report is not meaningful if the design is over-mapped for a non-slice resource or if Placement fails.

Number of bonded IOBs: 25 out of 232 10% Number of BUFGMUXs: 2 out of 24 8%

Average Fanout of Non-Clock Nets: 3.76

Peak Memory Usage: 4444 MB

Total REAL time to MAP completion: 23 secs Total CPU time to MAP completion: 1 secs

## NOTES:

Related logic is defined as being logic that shares connectivity - e.g. two LUTs are "related" if they share common inputs. When assembling slices, Map gives priority to combine logic that is related. Doing so results in the best timing performance.

Unrelated logic shares no connectivity. Map will only begin packing unrelated logic into a slice once 99% of the slices are occupied through related logic packing.

Note that once logic distribution reaches the 99% level through related logic packing, this does not mean the device is completely utilized. Unrelated logic packing will then begin, continuing until all usable LUTs and FFs are occupied. Depending on your timing budget, increased levels of unrelated logic packing may adversely affect the overall timing performance of your design.

Table of Contents

```
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy
Section 1 - Errors
Section 2 - Warnings
______
Section 3 - Informational
INFO:LIT:243 - Logical network sram top/memory/Mram mem8/SPO has no load.
INFO:LIT:395 - The above info message is repeated 7 more times for the following
  (max. 5 shown):
  sram top/memory/Mram mem7/SPO,
  sram top/memory/Mram mem6/SPO,
  sram top/memory/Mram mem5/SPO,
  sram top/memory/Mram mem4/SPO,
  sram top/memory/Mram mem3/SPO
  To see the details of these info messages, please use the -detail switch.
INFO: MapLib: 562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
  rate limited output drivers. The delay on speed critical single ended outputs
  can be dramatically reduced by designating them as fast outputs.
Section 4 - Removed Logic Summary
  1 block(s) optimized away
Section 5 - Removed Logic
Optimized Block(s):
TYPE
GND
             XST GND
To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.
Section 6 - IOB Properties
-----+
| Direction | IO Standard
                                 1
| Term | Strength | Rate | | Delay |
```

			+
data in<0>		IBUF	INPUT   LVCMOS25
			0 / 0
data in<1>		IBUF	INPUT   LVCMOS25
4454_11111	1 1	1201	0 / 0
l data in<2>	I I	IBUF	INPUT   LVCMOS25
data_in<2>	1 1	IDOF	
			0 / 0
data_in<3>		IBUF	INPUT   LVCMOS25
			0 / 0
data_in<4>		IBUF	INPUT   LVCMOS25
			0 / 0
data_in<5>		IBUF	INPUT   LVCMOS25
I			0 / 0
data in<6>		IBUF	INPUT   LVCMOS25
_			0 / 0
data_in<7>		IBUF	INPUT   LVCMOS25
· – 1			10/01
data out<0>	1 1	IOB	OUTPUT   LVCMOS25
12	SLOW	1 100	0 / 0
· ·	DHOW	I TOD	1 - , - 1
data_out<1>		IOB	OUTPUT   LVCMOS25
12	SLOW		0 / 0
data_out<2>		IOB	OUTPUT   LVCMOS25
12	SLOW		0 / 0
data_out<3>		IOB	OUTPUT   LVCMOS25
12	SLOW		0 / 0
data out<4>		IOB	OUTPUT   LVCMOS25
12	SLOW		0 / 0
data_out<5>		IOB	OUTPUT   LVCMOS25
12	SLOW	· I	10/01
data_out<6>	, , , , ,	IOB	OUTPUT   LVCMOS25
12	SLOW	102	0 / 0
data out<7>	DEOW	IOB	OUTPUT   LVCMOS25
<del>-</del>	I CION I	1 100	
12	SLOW		0 / 0
enable_rd		IBUF	INPUT   LVCMOS25
			0 / 0
enable_wr		IBUF	INPUT   LVCMOS25
			0 / 0
f_almost_empty		IOB	OUTPUT   LVCMOS25
12	SLOW		0 / 0
f almost full		IOB	OUTPUT   LVCMOS25
	SLOW		0 / 0
f empty		IOB	OUTPUT   LVCMOS25
12	SLOW	1	0 / 0
f full	1 02011 1	IOB	OUTPUT   LVCMOS25
1_1411	SLOW	1 100	0 / 0
	I DHOM I	l Teire	
rd_clk	1	IBUF	INPUT   LVCMOS25
1	ı İ		0 / 0
reset_n		IBUF	INPUT   LVCMOS25
			0 / 0
wr_clk		IBUF	INPUT   LVCMOS25
			0 / 0

Section 7 - RPMs

Section 8 - Guide Report

Guide not run on this design.

Section 9 - Area Group and Partition Summary \_\_\_\_\_\_ Partition Implementation Status \_\_\_\_\_ No Partitions were found in this design. \_\_\_\_\_ Area Group Information \_\_\_\_\_ No area groups were found in this design. \_\_\_\_\_ Section 10 - Timing Report \_\_\_\_\_ This design was not run using timing mode. Section 11 - Configuration String Details Use the "-detail" map option to print out Configuration Strings Section 12 - Control Set Information \_\_\_\_\_ No control set information for this architecture.

Section 13 - Utilization by Hierarchy

Use the "-detail" map option to print out the Utilization by Hierarchy section.