



fifo_top_1:1



read_control_top_1

flag_logic_top_1



rd_ptr_sync_top_1


dpsram_top_1




rd_sync_top

sram_top

write_control_top_1



wr_ptr_sync_top_1



wr_sync_top

fifo_top_1