```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.32 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.33 secs
--> Reading design: flag logic top 1.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
      4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
      5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
      8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
           8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report
______
    Synthesis Options Summary
______
---- Source Parameters
Input File Name : "flag logic top 1.prj"
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                                : "flag logic top 1"
Output Format
                                 : NGC
Target Device
                                  : xc6slx9-3-tqq144
rop Module Name : flag_logic_top_1
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style : Auto
ROM Extraction : Yes
Shift Register Extraction
---- Source Options
Top Module Name
Shift Register Extraction : YES
ROM Style
                                  : Auto
```

Resource Sharing : YES Asynchronous To Synchronous : NO Shift Register Minimum Size : 2 Use DSP Block : Auto Automatic Register Balancing : No

---- Target Options

: Auto : Auto LUT Combining Reduce Control Sets : YES Add IO Buffers Add 10 Burrers
Global Maximum Fanout : 100000 Add Generic Clock Buffer (BUFG)
Register Duplication : 16 Register Duplication Optimize Instantiated Primitives : NO Use Clock Enable : Auto
Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto Equivalent register Removal : YES

---- General Options

: Speed : 1 Optimization Goal Optimization Effort Power Reduction : NO Keep Hierarchy : No

: No
: As_Optimized

RTL Output : Yes

Global Optimization : AllClockNets

Read Cores : VFC

Write Timing Core:

: Maintain

Read Cores

Write Timing Constraints
: NO
Cross Clock Analysis
: NO
Hierarchy Separator
: /
Bus Delimiter
: <>
Case Specifier
: Mair
Slice Utilization Ratio
: 100
BRAM Utilization Ratio
: 100
DSP48 Utilization Ratio
: 100
Auto BRAM Packing
: NO
Slice Utilization Patic Dolta Slice Utilization Ratio Delta : 5

HDL Parsing * ______

Analyzing Verilog file "I:\FIFO - VLSI Project\RTL

Design\flag logic\flag logic 8\wr ptr diff.v" into library work

Parsing module <wr ptr diff>.

Analyzing Verilog file "I:\FIFO - VLSI Project\RTL

Design\flag logic\flag logic 8\flag logic wr.v" into library work

Parsing module <flag logic wr>.

Analyzing Verilog file "I:\FIFO - VLSI Project\RTL

Design\flag logic\flag logic 7\rd ptr diff.v" into library work

Parsing module <rd ptr diff>.

Analyzing Verilog file "I:\FIFO - VLSI Project\RTL

Design\flag logic\flag logic 7\rd flag logic.v" into library work

Parsing module <rd flag logic>.

Analyzing Verilog file "I:\FIFO - VLSI Project\RTL

Design\flag logic\flag logic 8\flag top wr.v" into library work

Parsing module <flag top wr>.

```
Analyzing Verilog file "I:\FIFO - VLSI Project\RTL
Design\flag_logic\flag_logic_7\flag_logic_top_rd.v" into library work
Parsing module <flag logic top rd>.
Analyzing Verilog file "I:\FIFO - VLSI Project\RTL Design\flag logic\flag logic top 1.v"
into library work
Parsing module <flag logic top 1>.
______
                        HDL Elaboration
______
Elaborating module <flag logic top 1>.
Elaborating module <flag logic top rd>.
Elaborating module <rd ptr diff>.
Elaborating module <rd flag logic>.
Elaborating module <flag top wr>.
Elaborating module <wr ptr diff>.
Elaborating module <flag logic wr>.
______
                       HDL Synthesis
______
Synthesizing Unit <flag logic top 1>.
   Related source file is "I:\FIFO - VLSI Project\RTL
Design\flag logic\flag logic top 1.v".
   Summary:
      no macro.
Unit <flag logic top 1> synthesized.
Synthesizing Unit <flag logic top rd>.
   Related source file is "I:\FIFO - VLSI Project\RTL
Design\flag logic\flag logic 7\flag logic top rd.v".
      a length = 3
   Summary:
      no macro.
Unit <flag logic top rd> synthesized.
Synthesizing Unit <rd ptr diff>.
   Related source file is "I:\FIFO - VLSI Project\RTL
Design\flag logic\flag logic 7\rd ptr diff.v".
      config depth = 3'b111
       a length = 3
   Found 3-bit subtractor for signal <br/> wr ptr sync[2] b rd ptr[2] sub 2 OUT> created at
line 36.
   Found 3-bit subtractor for signal <n0015> created at line 38.
   Found 3-bit adder for signal <PWR 3 o b wr ptr sync[2] add 3 OUT> created at line 38.
   Found 3-bit comparator lessequal for signal <n0001> created at line 35
   Summary:
      inferred 2 Adder/Subtractor(s).
       inferred 1 Comparator(s).
      inferred 2 Multiplexer(s).
Unit <rd ptr diff> synthesized.
Synthesizing Unit <rd flag logic>.
```

```
Related source file is "I:\FIFO - VLSI Project\RTL
Design\flag logic\flag logic 7\rd flag logic.v".
       f a empty = 2
       a length = 3
   Summary:
Unit <rd flag logic> synthesized.
Synthesizing Unit <flag top wr>.
   Related source file is "I:\FIFO - VLSI Project\RTL
Design\flag logic\flag logic 8\flag top wr.v".
       a length = 3
   Summary:
       no macro.
Unit <flag top_wr> synthesized.
Synthesizing Unit <wr ptr diff>.
   Related source file is "I:\FIFO - VLSI Project\RTL
Design\flag logic\flag logic 8\wr ptr diff.v".
       config depth = 3'b111
       a length = 3
   Found 3-bit subtractor for signal <b wr ptr[2] b rd ptr sync[2] sub 2 OUT> created at
line 37.
   Found 3-bit subtractor for signal <n0015> created at line 40.
   Found 3-bit adder for signal <PWR 7 o b wr ptr[2] add 3 OUT> created at line 40.
   Found 3-bit comparator lessequal for signal <n0001> created at line 36
   Summary:
       inferred 2 Adder/Subtractor(s).
       inferred 1 Comparator(s).
       inferred 2 Multiplexer(s).
Unit <wr ptr diff> synthesized.
Synthesizing Unit <flag logic wr>.
   Related source file is "I:\FIFO - VLSI Project\RTL
Design\flag logic\flag_logic_8\flag_logic_wr.v".
       f a full = 6
       a length = 3
   Summary:
Unit <flag logic wr> synthesized.
______
HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
                                                  : 4
3-bit addsub
                                                   : 2
3-bit subtractor
# Comparators
                                                   : 2
3-bit comparator lessequal
# Multiplexers
3-bit 2-to-1 multiplexer
# Xors
                                                   : 2
1-bit xor2
______
INFO: Xst: 1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic
operations in this design can share the same physical resources for reduced device
```

utilization. For improved clock frequency you may try to disable resource sharing.

* Advanced HDL Synthesis *

```
______
Advanced HDL Synthesis Report
Macro Statistics
# Adders/Subtractors
                           : 4
3-bit addsub
                            : 2
3-bit subtractor
# Comparators
3-bit comparator lessequal
# Multiplexers
3-bit 2-to-1 multiplexer
# Xors
1-bit xor2
______
______
            Low Level Synthesis
______
Optimizing unit <flag logic top 1> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block flag logic top 1, actual ratio is 0.
Final Macro Processing ...
______
Final Register Report
Found no macro
______
______
   Partition Report
______
Partition Implementation Status
______
No Partitions were found in this design.
_____
______
              Design Summary
______
Top Level Output File Name : flag_logic_top_1.ngc
Primitive and Black Box Usage:
                 : 9
# BELS
  LUT2
  LUT6
# IO Buffers
                 : 13
                 : 9
  IBUF
```

OBUF

Device utilization summary:

Selected Device: 6slx9tqg144-3

Slice Logic Utilization:

Number of Slice LUTs: 9 out of 5720 0% Number used as Logic: 9 out of 5720 0%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used: 9

Number with an unused Flip Flop: 9 out of 9 100%

Number with an unused LUT: 0 out of 9 0%

Number of fully used LUT-FF pairs: 0 out of 9 0%

Number of unique control sets: 0

IO Utilization:

Number of IOs: 13

Number of bonded IOBs: 13 out of 102 12%

Specific Feature Utilization:

Partition Resource Summary:

No Partitions were found in this design.

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT

GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

No clock signals found in this design

Asynchronous Control Signals Information:

No asynchronous control signals found in this design $% \left(1\right) =\left(1\right) +\left(1\right$

Timing Summary:

Speed Grade: -3

Minimum period: No path found

Minimum input arrival time before clock: No path found Maximum output required time after clock: No path found

Maximum combinational path delay: 6.841ns

Timing Details:

All values displayed in nanoseconds (ns)

```
______
Timing constraint: Default path analysis
 Total number of paths / destination ports: 88 / 4
______
             6.841ns (Levels of Logic = 4)
Delay:
             b wr ptr<0> (PAD)
 Source:
 Destination: f full (PAD)
 Data Path: b wr ptr<0> to f full
                     Gate
                           Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
  _____
                3 1.222 1.015 b_wr_ptr_0_IBUF (b_wr_ptr_0_IBUF) 4 0.203 1.048
   IBUF:I->O
   LUT6:I0->0
empty/U1/PWR 3 o b wr ptr sync[2] mux 4 OUT<0>1
(empty/U1/PWR_3_o_b_wr_ptr_sync[2]_mux_4_OUT<0>)
   OBUF:I->O
                     2.571
                              f full OBUF (f full)
  _____
                     6.841ns (4.199ns logic, 2.642ns route)
  Total
                           (61.4% logic, 38.6% route)
______
Cross Clock Domains Report:
______
Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.47 secs
-->
Total memory usage is 4522800 kilobytes
Number of errors : 0 ( 0 filtered) Number of warnings : 0 ( 0 filtered)
```

Number of infos : 1 (0 filtered)