



Release 14.7 - xst P.20131013 (nt64)  
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.  
--> Parameter TMPDIR set to xst/projnav.tmp

Total REAL time to Xst completion: 1.00 secs  
Total CPU time to Xst completion: 0.32 secs

--> Parameter xsthdmdir set to xst

Total REAL time to Xst completion: 1.00 secs  
Total CPU time to Xst completion: 0.33 secs

--> Reading design: flag\_logic\_top\_1.prj

#### TABLE OF CONTENTS

- 1) Synthesis Options Summary
- 2) HDL Parsing
- 3) HDL Elaboration
- 4) HDL Synthesis
  - 4.1) HDL Synthesis Report
- 5) Advanced HDL Synthesis
  - 5.1) Advanced HDL Synthesis Report
- 6) Low Level Synthesis
- 7) Partition Report
- 8) Design Summary
  - 8.1) Primitive and Black Box Usage
  - 8.2) Device utilization summary
  - 8.3) Partition Resource Summary
  - 8.4) Timing Report
    - 8.4.1) Clock Information
    - 8.4.2) Asynchronous Control Signals Information
    - 8.4.3) Timing Summary
    - 8.4.4) Timing Details
    - 8.4.5) Cross Clock Domains Report

```
=====
*                               Synthesis Options Summary                               *
```

```
----- Source Parameters
```

```
Input File Name           : "flag_logic_top_1.prj"
Ignore Synthesis Constraint File : NO
```

```
----- Target Parameters
```

```
Output File Name          : "flag_logic_top_1"
Output Format              : NGC
Target Device              : xc6slx9-3-tqg144
```

```
----- Source Options
```

```
Top Module Name           : flag_logic_top_1
Automatic FSM Extraction   : YES
FSM Encoding Algorithm     : Auto
Safe Implementation       : No
FSM Style                  : LUT
RAM Extraction             : Yes
RAM Style                  : Auto
ROM Extraction             : Yes
Shift Register Extraction  : YES
ROM Style                  : Auto
```

Resource Sharing : YES  
Asynchronous To Synchronous : NO  
Shift Register Minimum Size : 2  
Use DSP Block : Auto  
Automatic Register Balancing : No

---- Target Options

LUT Combining : Auto  
Reduce Control Sets : Auto  
Add IO Buffers : YES  
Global Maximum Fanout : 100000  
Add Generic Clock Buffer (BUFG) : 16  
Register Duplication : YES  
Optimize Instantiated Primitives : NO  
Use Clock Enable : Auto  
Use Synchronous Set : Auto  
Use Synchronous Reset : Auto  
Pack IO Registers into IOBs : Auto  
Equivalent register Removal : YES

---- General Options

Optimization Goal : Speed  
Optimization Effort : 1  
Power Reduction : NO  
Keep Hierarchy : No  
Netlist Hierarchy : As\_Optimized  
RTL Output : Yes  
Global Optimization : AllClockNets  
Read Cores : YES  
Write Timing Constraints : NO  
Cross Clock Analysis : NO  
Hierarchy Separator : /  
Bus Delimiter : <>  
Case Specifier : Maintain  
Slice Utilization Ratio : 100  
BRAM Utilization Ratio : 100  
DSP48 Utilization Ratio : 100  
Auto BRAM Packing : NO  
Slice Utilization Ratio Delta : 5

=====

=====

\* HDL Parsing \*

=====

Analyzing Verilog file "I:\FIFO - VLSI Project\RTL  
Design\flag\_logic\flag\_logic\_8\wr\_ptr\_diff.v" into library work  
Parsing module <wr\_ptr\_diff>.  
Analyzing Verilog file "I:\FIFO - VLSI Project\RTL  
Design\flag\_logic\flag\_logic\_8\flag\_logic\_wr.v" into library work  
Parsing module <flag\_logic\_wr>.  
Analyzing Verilog file "I:\FIFO - VLSI Project\RTL  
Design\flag\_logic\flag\_logic\_7\rd\_ptr\_diff.v" into library work  
Parsing module <rd\_ptr\_diff>.  
Analyzing Verilog file "I:\FIFO - VLSI Project\RTL  
Design\flag\_logic\flag\_logic\_7\rd\_flag\_logic.v" into library work  
Parsing module <rd\_flag\_logic>.  
Analyzing Verilog file "I:\FIFO - VLSI Project\RTL  
Design\flag\_logic\flag\_logic\_8\flag\_top\_wr.v" into library work  
Parsing module <flag\_top\_wr>.

Analyzing Verilog file "I:\FIFO - VLSI Project\RTL  
Design\flag\_logic\flag\_logic\_7\flag\_logic\_top\_rd.v" into library work  
Parsing module <flag\_logic\_top\_rd>.  
Analyzing Verilog file "I:\FIFO - VLSI Project\RTL Design\flag\_logic\flag\_logic\_top\_1.v"  
into library work  
Parsing module <flag\_logic\_top\_1>.

```
=====
*                               HDL Elaboration                               *
=====
```

Elaborating module <flag\_logic\_top\_1>.

Elaborating module <flag\_logic\_top\_rd>.

Elaborating module <rd\_ptr\_diff>.

Elaborating module <rd\_flag\_logic>.

Elaborating module <flag\_top\_wr>.

Elaborating module <wr\_ptr\_diff>.

Elaborating module <flag\_logic\_wr>.

```
=====
*                               HDL Synthesis                               *
=====
```

Synthesizing Unit <flag\_logic\_top\_1>.  
Related source file is "I:\FIFO - VLSI Project\RTL  
Design\flag\_logic\flag\_logic\_top\_1.v".  
Summary:  
no macro.  
Unit <flag\_logic\_top\_1> synthesized.

Synthesizing Unit <flag\_logic\_top\_rd>.  
Related source file is "I:\FIFO - VLSI Project\RTL  
Design\flag\_logic\flag\_logic\_7\flag\_logic\_top\_rd.v".  
a\_length = 3  
Summary:  
no macro.  
Unit <flag\_logic\_top\_rd> synthesized.

Synthesizing Unit <rd\_ptr\_diff>.  
Related source file is "I:\FIFO - VLSI Project\RTL  
Design\flag\_logic\flag\_logic\_7\rd\_ptr\_diff.v".  
config\_depth = 3'b111  
a\_length = 3  
Found 3-bit subtractor for signal <b\_wr\_ptr\_sync[2]\_b\_rd\_ptr[2]\_sub\_2\_OUT> created at  
line 36.  
Found 3-bit subtractor for signal <n0015> created at line 38.  
Found 3-bit adder for signal <PWR\_3\_o\_b\_wr\_ptr\_sync[2]\_add\_3\_OUT> created at line 38.  
Found 3-bit comparator lessequal for signal <n0001> created at line 35  
Summary:  
inferred 2 Adder/Subtractor(s).  
inferred 1 Comparator(s).  
inferred 2 Multiplexer(s).  
Unit <rd\_ptr\_diff> synthesized.

Synthesizing Unit <rd\_flag\_logic>.

Related source file is "I:\FIFO - VLSI Project\RTL  
Design\flag\_logic\flag\_logic\_7\rd\_flag\_logic.v".

f\_a\_empty = 2

a\_length = 3

Summary:

Unit <rd\_flag\_logic> synthesized.

Synthesizing Unit <flag\_top\_wr>.

Related source file is "I:\FIFO - VLSI Project\RTL  
Design\flag\_logic\flag\_logic\_8\flag\_top\_wr.v".

a\_length = 3

Summary:

no macro.

Unit <flag\_top\_wr> synthesized.

Synthesizing Unit <wr\_ptr\_diff>.

Related source file is "I:\FIFO - VLSI Project\RTL  
Design\flag\_logic\flag\_logic\_8\wr\_ptr\_diff.v".

config\_depth = 3'b111

a\_length = 3

Found 3-bit subtractor for signal <b\_wr\_ptr[2]\_b\_rd\_ptr\_sync[2]\_sub\_2\_OUT> created at  
line 37.

Found 3-bit subtractor for signal <n0015> created at line 40.

Found 3-bit adder for signal <PWR\_7\_o\_b\_wr\_ptr[2]\_add\_3\_OUT> created at line 40.

Found 3-bit comparator lessequal for signal <n0001> created at line 36

Summary:

inferred 2 Adder/Subtractor(s).

inferred 1 Comparator(s).

inferred 2 Multiplexer(s).

Unit <wr\_ptr\_diff> synthesized.

Synthesizing Unit <flag\_logic\_wr>.

Related source file is "I:\FIFO - VLSI Project\RTL  
Design\flag\_logic\flag\_logic\_8\flag\_logic\_wr.v".

f\_a\_full = 6

a\_length = 3

Summary:

Unit <flag\_logic\_wr> synthesized.

## HDL Synthesis Report

### Macro Statistics

# Adders/Subtractors	: 4
3-bit addsub	: 2
3-bit subtractor	: 2
# Comparators	: 2
3-bit comparator lessequal	: 2
# Multiplexers	: 4
3-bit 2-to-1 multiplexer	: 4
# Xors	: 2
1-bit xor2	: 2

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=====

## Advanced HDL Synthesis Report

### Macro Statistics

# Adders/Subtractors	: 4
3-bit addsub	: 2
3-bit subtractor	: 2
# Comparators	: 2
3-bit comparator lessequal	: 2
# Multiplexers	: 4
3-bit 2-to-1 multiplexer	: 4
# Xors	: 2
1-bit xor2	: 2

=====

=====

\*                                    Low Level Synthesis                                    \*

=====

Optimizing unit <flag\_logic\_top\_1> ...

Mapping all equations...

Building and optimizing final netlist ...

Found area constraint ratio of 100 (+ 5) on block flag\_logic\_top\_1, actual ratio is 0.

Final Macro Processing ...

=====

### Final Register Report

Found no macro

=====

=====

\*                                    Partition Report                                    \*

=====

### Partition Implementation Status

-----

    No Partitions were found in this design.

-----

=====

\*                                    Design Summary                                    \*

=====

Top Level Output File Name                    : flag\_logic\_top\_1.ngc

### Primitive and Black Box Usage:

-----

# BELS	: 9
#      LUT2	: 2
#      LUT6	: 7
# IO Buffers	: 13
#      IBUF	: 9
#      OBUF	: 4

Device utilization summary:

-----

Selected Device : 6slx9tqg144-3

Slice Logic Utilization:

Number of Slice LUTs:	9	out of	5720	0%
Number used as Logic:	9	out of	5720	0%

Slice Logic Distribution:

Number of LUT Flip Flop pairs used:	9			
Number with an unused Flip Flop:	9	out of	9	100%
Number with an unused LUT:	0	out of	9	0%
Number of fully used LUT-FF pairs:	0	out of	9	0%
Number of unique control sets:	0			

IO Utilization:

Number of IOs:	13			
Number of bonded IOBs:	13	out of	102	12%

Specific Feature Utilization:

-----

Partition Resource Summary:

-----

No Partitions were found in this design.

-----

=====

Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.

FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT  
GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

-----

No clock signals found in this design

Asynchronous Control Signals Information:

-----

No asynchronous control signals found in this design

Timing Summary:

-----

Speed Grade: -3

Minimum period: No path found

Minimum input arrival time before clock: No path found

Maximum output required time after clock: No path found

Maximum combinational path delay: 6.841ns

Timing Details:

-----

All values displayed in nanoseconds (ns)

=====  
Timing constraint: Default path analysis

Total number of paths / destination ports: 88 / 4  
-----

Delay: 6.841ns (Levels of Logic = 4)

Source: b\_wr\_ptr<0> (PAD)

Destination: f\_full (PAD)

Data Path: b\_wr\_ptr<0> to f\_full

Cell:in->out	fanout	Gate Delay	Net Delay	Logical Name (Net Name)
IBUF:I->O	3	1.222	1.015	b_wr_ptr_0_IBUF (b_wr_ptr_0_IBUF)
LUT6:I0->O	4	0.203	1.048	
empty/U1/PWR_3_o_b_wr_ptr_sync[2]_mux_4_OUT<0>1				
(empty/U1/PWR_3_o_b_wr_ptr_sync[2]_mux_4_OUT<0>)				
LUT6:I0->O	1	0.203	0.579	full/U2/f_full11 (f_full_OBUF)
OBUF:I->O		2.571		f_full_OBUF (f_full)
-----				
Total		6.841ns	(4.199ns logic, 2.642ns route)	
			(61.4% logic, 38.6% route)	

=====  
Cross Clock Domains Report:  
-----  
  
=====

Total REAL time to Xst completion: 7.00 secs

Total CPU time to Xst completion: 6.47 secs

-->

Total memory usage is 4522800 kilobytes

Number of errors : 0 ( 0 filtered)

Number of warnings : 0 ( 0 filtered)

Number of infos : 1 ( 0 filtered)