```
Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
--> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
--> Reading design: test sigals.prj
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
       9.1) Device utilization summary
        9.2) Partition Resource Summary
        9.3) TIMING REPORT
______
    Synthesis Options Summary
______
---- Source Parameters
Input File Name : "test_sigals.prj"

Input Format : mixed
Ignore Synthesis Constraint File : NO
---- Target Parameters
Output File Name
                                : "test_sigals"
                                 : NGC
Output Format
Target Device
                                 : xc3s500e-5-fq320
---- Source Options
Top Module Name
                                 : test sigals
Top Module Name : test
Automatic FSM Extraction : YES
FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style
                                  : LUT
RAM Extraction

RAM Style : Auto

ROM Extraction : Yes

Mux Style : Auto

Decoder Extraction : YES

Priority Encoder Extraction : Yes

The Contraction : Yes
RAM Extraction
                                  : Yes
                                 : Auto
                                 : Auto
```

: YES : YES

Shift Register Extraction Logical Shifter Extraction

XOR Collapsing

ROM Style : Auto Mux Extraction
Resource Sharing : Yes : YES Asynchronous To Synchronous : NO Multiplier Style : Auto Automatic Register Balancing : No

---- Target Options

: YES Add IO Buffers Global Maximum Fanout : 100000 Add Generic Clock Buffer (BUFG) : 16 Register Duplication
Slice Packing : YES : YES Optimize Instantiated Primitives : NO Use Clock Enable : Auto
Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto Equivalent register Removal : YES

---- General Options

Optimization Goal Optimization Effort : Speed : 1 Keep Hierarchy Netlist Hierarchy

: No : As_Optimized

: Yes RTL Output

Global Optimization
Read Cores : AllClockNets

: YES Write Timing Constraints : NO
Cross Clock Analysis : NO
Hierarchy Separator · / Hierarchy Separator

: Maintain

Bus Delimiter : <>
Case Specifier : Main
Slice Utilization Ratio : 100
BRAM Utilization Ratio : 100
Verilog 2001 : YES
Auto BRAM Packing : NO Slice Utilization Ratio Delta : 5

HDL Compilation ______

Compiling verilog file "../flag logic/flag logic 8/wr ptr diff.v" in library work Compiling verilog file "../flag logic/flag logic 8/flag logic wr.v" in library work Module <wr ptr diff> compiled

Compiling verilog file "../flag logic/flag logic 7/rd ptr diff.v" in library work Module <flag logic wr> compiled

Compiling verilog file "../flag_logic/flag_logic_7/rd flag logic.v" in library work Module <rd ptr diff> compiled

Compiling verilog file "../flag logic/flag logic 8/flag top wr.v" in library work

Module <rd flag logic> compiled Compiling verilog file "../flag logic/flag logic 7/flag logic top rd.v" in library work Compiling verilog include file "para.h"

Module <flag top wr> compiled

Compiling verilog file "sync basic top 1.v" in library work

Compiling verilog include file "para.h"

Module <flag logic top rd> compiled

Compiling verilog file "gray to bin top 1.v" in library work

```
Compiling verilog include file "para.h"
Module <sync basic top 1> compiled
Compiling verilog file "dpsram basic top 1.v" in library work
Compiling verilog include file "para.h"
Module <gray_to bin top 1> compiled
Compiling verilog file "bin to gray top 1.v" in library work
Compiling verilog include file "para.h"
Module <dpsram basic top 1> compiled
Compiling verilog file "binary up counter.v" in library work
Compiling verilog include file "para.h"
Module <bin to gray top 1> compiled
Compiling verilog file "../flag logic/flag logic top 1.v" in library work
Compiling verilog include file "para.h"
Module <br/>
<br/>binary up counter> compiled
Compiling verilog file "wr ptr sync top 1.v" in library work
Compiling verilog include file "para.h"
Module <flag logic top 1> compiled
Compiling verilog file "write control top 1.v" in library work
Compiling verilog include file "para.h"
Module <wr ptr sync top 1> compiled
Compiling verilog file "read control top 1.v" in library work
Compiling verilog include file "para.h"
Module <write control top 1> compiled
Compiling verilog file "rd ptr sync top 1.v" in library work
Compiling verilog include file "para.h"
Module <read control top 1> compiled
Compiling verilog file "dpsram top 1.v" in library work
Compiling verilog include file "para.h"
Module <rd ptr sync top 1> compiled
Compiling verilog file "fifo top 1.v" in library work
Compiling verilog include file "para.h"
Module <dpsram top 1> compiled
Compiling verilog file "test sigals.v" in library work
Module <fifo top 1> compiled
Module <test sigals> compiled
No errors in compilation
Analysis of file <"test sigals.prj"> succeeded.
______
                    Design Hierarchy Analysis
______
Analyzing hierarchy for module <test sigals> in library <work>.
Analyzing hierarchy for module <fifo top 1> in library <work>.
Analyzing hierarchy for module <dpsram top 1> in library <work>.
Analyzing hierarchy for module <read control top 1> in library <work>.
Analyzing hierarchy for module <write control top 1> in library <work>.
Analyzing hierarchy for module wr ptr sync top 1> in library work>.
Analyzing hierarchy for module <rd ptr sync top 1> in library <work>.
Analyzing hierarchy for module <flag logic top 1> in library <work>.
```

Analyzing hierarchy for module <dpsram basic top 1> in library <work>.

Analyzing hierarchy for module

binary up counter> in library <work>.

```
Analyzing hierarchy for module <bin to gray top 1> in library <work>.
Analyzing hierarchy for module <sync basic top 1> in library <work>.
Analyzing hierarchy for module <gray to bin top 1> in library <work> with parameters.
      Analyzing hierarchy for module <flag logic top rd> in library <work>.
Analyzing hierarchy for module <flag top wr> in library <work> with parameters.
      Analyzing hierarchy for module <rd_ptr_diff> in library <work> with parameters.
      config depth = "111"
Analyzing hierarchy for module <rd flag logic> in library <work> with parameters.
      Analyzing hierarchy for module <wr ptr diff> in library <work> with parameters.
      config depth = "111"
Analyzing hierarchy for module <flag logic wr> in library <work> with parameters.
      ______
                      HDL Analysis
______
Analyzing top module <test sigals>.
Module <test sigals> is correct for synthesis.
Analyzing module <fifo top 1> in library <work>.
Module <fifo top 1> is correct for synthesis.
Analyzing module <dpsram top 1> in library <work>.
Module <dpsram top 1> is correct for synthesis.
Analyzing module <dpsram basic top 1> in library <work>.
Module <dpsram basic top 1> is correct for synthesis.
Analyzing module <read_control_top_1> in library <work>.
Module <read control top 1> is correct for synthesis.
Analyzing module <br/>
<br/>binary up counter> in library <work>.
Module <br/>
<br/>binary up counter> is correct for synthesis.
Analyzing module <write control top 1> in library <work>.
Module <write control top 1> is correct for synthesis.
Analyzing module <wr ptr sync top 1> in library <work>.
Module <wr ptr sync top 1> is correct for synthesis.
Analyzing module <bin to gray top 1> in library <work>.
Module <bin to gray top 1> is correct for synthesis.
Analyzing module <sync basic top 1> in library <work>.
```

```
Module <sync basic top 1> is correct for synthesis.
Analyzing module <gray to bin top 1> in library <work>.
      Module <gray to bin top 1> is correct for synthesis.
Analyzing module <rd ptr sync top 1> in library <work>.
Module <rd ptr sync top 1> is correct for synthesis.
Analyzing module <flag logic top 1> in library <work>.
Module <flag logic top 1> is correct for synthesis.
Analyzing module <flag logic top rd> in library <work>.
Module <flag logic top rd> is correct for synthesis.
Analyzing module <rd ptr diff> in library <work>.
      config depth = 3'b111
Module <rd ptr diff> is correct for synthesis.
Analyzing module <rd flag logic> in library <work>.
      Module <rd flag logic> is correct for synthesis.
Analyzing module <flag top wr> in library <work>.
      Module <flag top wr> is correct for synthesis.
Analyzing module <wr ptr diff> in library <work>.
      config depth = 3'b111
Module <wr ptr diff> is correct for synthesis.
Analyzing module <flag logic wr> in library <work>.
      Module <flag logic wr> is correct for synthesis.
______
              HDL Synthesis
______
Performing bidirectional port resolution...
Synthesizing Unit <dpsram basic top 1>.
   Related source file is "dpsram basic top 1.v".
   Found 8x3-bit dual-port RAM <Mram mem> for signal <mem>.
   Found 3-bit register for signal <data out port1>.
   Found 3-bit register for signal <data out port2>.
   Summary:
     inferred 1 RAM(s).
      inferred 6 D-type flip-flop(s).
Unit <dpsram basic top 1> synthesized.
Synthesizing Unit <br/>
<br/>binary up counter>.
   Related source file is "binary up counter.v".
   Found 4-bit up counter for signal <b count ptr>.
   Summary:
```

```
inferred 1 Counter(s).
Unit <binary_up counter> synthesized.
Synthesizing Unit <bin to gray top 1>.
    Related source file is "bin_to_gray_top_1.v".
    Found 2-bit xor2 for signal <data out<1:0>>.
Unit <bin to gray top 1> synthesized.
Synthesizing Unit <sync basic top 1>.
    Related source file is "sync basic top 1.v".
    Found 3-bit register for signal <data out>.
    Found 3-bit register for signal <dff 1>.
    Summary:
        inferred 6 D-type flip-flop(s).
Unit <sync basic top 1> synthesized.
Synthesizing Unit <gray to bin top 1>.
    Related source file is "gray to bin top 1.v".
    Found 1-bit xor2 for signal <data out<0>>.
    Found 1-bit xor2 for signal <data out 0$xor0000> created at line 22.
Unit <gray to bin top 1> synthesized.
Synthesizing Unit <rd ptr diff>.
    Related source file is "../flag logic/flag logic 7/rd ptr diff.v".
    Found 3-bit addsub for signal <ptr diff rd$addsub0000>.
    Found 3-bit adder for signal <ptr diff rd$addsub0001> created at line 37.
    Found 3-bit comparator greatequal for signal <ptr diff rd$cmp ge0000> created at line
34.
    Summary:
       inferred 2 Adder/Subtractor(s).
        inferred 1 Comparator(s).
Unit <rd ptr diff> synthesized.
Synthesizing Unit <rd flag logic>.
    Related source file is "../flag logic/flag logic 7/rd flag logic.v".
    Found 1-bit xor2 for signal <w1>.
Unit <rd flag logic> synthesized.
Synthesizing Unit <wr ptr diff>.
    Related source file is "../flag logic/flag logic 8/wr ptr diff.v".
    Found 3-bit addsub for signal <ptr diff wr$addsub0000>.
    Found 3-bit adder for signal <ptr diff wr$addsub0001> created at line 40.
    Found 3-bit comparator greatequal for signal <ptr diff wr$cmp ge0000> created at line
36.
    Summary:
       inferred 2 Adder/Subtractor(s).
       inferred 1 Comparator(s).
Unit <wr ptr diff> synthesized.
Synthesizing Unit <flag logic wr>.
    Related source file is "../flag logic/flag logic 8/flag logic wr.v".
    Found 1-bit xor2 for signal <w1>.
Unit <flag logic wr> synthesized.
```

```
Related source file is "dpsram top 1.v".
    Found 3-bit tristate buffer for signal <idle pin 2>.
    Summary:
        inferred 3 Tristate(s).
Unit <dpsram top 1> synthesized.
Synthesizing Unit <read control top 1>.
    Related source file is "read control top 1.v".
Unit <read control_top_1> synthesized.
Synthesizing Unit <write control top 1>.
    Related source file is "write control top 1.v".
Unit <write control top 1> synthesized.
Synthesizing Unit <wr ptr sync top 1>.
    Related source file is "wr ptr sync top 1.v".
Unit <wr ptr sync top 1> synthesized.
Synthesizing Unit <rd ptr sync top 1>.
    Related source file is "rd ptr sync top 1.v".
Unit <rd ptr sync top 1> synthesized.
Synthesizing Unit <flag logic top rd>.
    Related source file is "../flag logic/flag logic 7/flag logic top rd.v".
Unit <flag logic top rd> synthesized.
Synthesizing Unit <flag top wr>.
    Related source file is "../flag logic/flag logic 8/flag top wr.v".
Unit <flag top wr> synthesized.
Synthesizing Unit <flag logic top 1>.
    Related source file is "../flag logic/flag logic top 1.v".
Unit <flag logic top 1> synthesized.
Synthesizing Unit <fifo top 1>.
    Related source file is "fifo top 1.v".
Unit <fifo top 1> synthesized.
Synthesizing Unit <test sigals>.
    Related source file is "test sigals.v".
    Found 5-bit up counter for signal <q out>.
    Found 24-bit up counter for signal <clk tmp>.
    Summary:
       inferred 2 Counter(s).
Unit <test sigals> synthesized.
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic
operations in this design can share the same physical resources for reduced device
utilization. For improved clock frequency you may try to disable resource sharing.
```

Synthesizing Unit <dpsram top 1>.

HDL Synthesis Report

Macro Statistics

: 1 # RAMs 8x3-bit dual-port RAM # Adders/Subtractors 3-bit adder 3-bit addsub # Counters 24-bit up counter 4-bit up counter 5-bit up counter # Registers 3-bit register # Comparators : 2 3-bit comparator greatequal : 3 # Tristates 1-bit tristate buffer : 3 # Xors : 10 1-bit xor2 : 10

* Advanced HDL Synthesis *

WARNING:Xst:2404 - FFs/Latches <data_out_port1<2:0>> (without init value) have a constant
value of 0 in block <dpsram basic top 1>.

Synthesizing (advanced) Unit <dpsram basic top 1>.

INFO:Xst:3231 - The small RAM <Mram_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram style.

```
______
        | Distributed
| ram type
_____
| Port A
| aspect ratio | 8-word x 3-bit
  clkA | connected to signal <clk_port1> | rise weA | connected to signal <en_port1> | high addrA | connected to signal <addr_in_port1> |
weA
        | connected to signal <data_in_port1> |
______
| aspect ratio | 8-word x 3-bit
  addrB | connected to signal <addr in port2> |
| connected to internal node |
_____
```

Unit <dpsram basic top 1> synthesized (advanced).

Advanced HDL Synthesis Report

```
Macro Statistics
```

# RAMs	:	1
8x3-bit dual-port distributed RAM	:	1
# Adders/Subtractors		
3-bit adder	:	2
3-bit addsub	:	2

```
24-bit up counter
                                : 1
4-bit up counter
5-bit up counter
                               : 15
# Registers
Flip-Flops
# Comparators
                               : 2
3-bit comparator greatequal
                               : 2
# Xors
                                : 10
1-bit xor2
                                : 10
______
______
              Low Level Synthesis
______
Optimizing unit <test sigals> ...
Optimizing unit <rd ptr diff> ...
Optimizing unit <wr ptr diff> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 \ (+5) on block test sigals, actual ratio is 0.
Final Macro Processing ...
______
Final Register Report
Macro Statistics
# Registers
                               : 52
Flip-Flops
                                : 52
______
______
               Partition Report
_____
Partition Implementation Status
-----
No Partitions were found in this design.
_____
______
               Final Report
______
Final Results
RTL Top Level Output File Name : test_sigals.ngr
Top Level Output File Name
                   : test sigals
Output Format
                   : NGC
Optimization Goal
                    : Speed
Keep Hierarchy
                    : No
Design Statistics
```

• 4

IOs : 17

Counters

```
Cell Usage :
# BELS
                               : 169
   GND
                               : 1
    INV
                               : 5
    LUT1
#
                               : 23
    LUT2
                              : 8
    LUT2_D
LUT2_L
LUT3
                              : 2
                               : 1
  LUT4
LUT4_D
LUT4_L
MUXCY
MUXF5
VCC
XORCY
                              : 11
                              : 49
                              : 5
                              : 11
                              : 23
                              : 5
                              : 1
#
# FlipFlops/Latches
                             : 52
    FD
                              : 3
     FDC
                              : 44
     FDR
                              : 5
# RAMS
                              : 3
# RAM16X1D
                              : 3
# Clock Buffers
# BUFGP
                              : 1
# IO Buffers
                              : 16
    IBUF
                              : 4
     OBUF
                               : 12
______
Device utilization summary:
-----
Selected Device: 3s500efg320-5
Number of Slices:
                                   61 out of 4656 1%
                                 52 out of 9312 0%
121 out of 9312 1%
Number of Slice Flip Flops:
Number of 4 input LUTs:
   Number used as logic:
                                  115
                                    6
   Number used as RAMs:
Number of IOs:
                                   17
                                   17 out of 232 7%
1 out of 24 4%
Number of bonded IOBs:
Number of GCLKs:
Partition Resource Summary:
```

No Partitions were found in this design.

TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE. FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT GENERATED AFTER PLACE-and-ROUTE.

Clock Information:

```
| Clock buffer(FF name)
Clock Signal
                                                              | Load |
q out 0
                             | NONE(top/rd sync top/sync 2/data out 2)| 13
q_out 4
                            | NONE(top/wr sync top/sync 1/data out 2)| 13 |
clk in
                            BUFGP
clk tmp 23
                         | NONE(q out 0)
                                                              | 5
             -----
INFO: Xst: 2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST
with BUFG/BUFR resources. Please use the buffer type constraint in order to insert these
buffers to the clock signals to help prevent skew problems.
Asynchronous Control Signals Information:
                       | Buffer(FF name)
Control Signal
                                                              | Load |
-----+
reset in inv(reset in inv1 INV 0:0) | NONE(clk tmp 0)
reset_n_inv(reset_n_inv1_INV_0:0) | NONE(top/rd_ctrl_top/i_2/b count ptr 0)| 20
Timing Summary:
_____
Speed Grade: -5
  Minimum period: 7.231ns (Maximum Frequency: 138.303MHz)
  Minimum input arrival time before clock: 6.066ns
  Maximum output required time after clock: 11.488ns
  Maximum combinational path delay: 8.866ns
Timing Detail:
_____
All values displayed in nanoseconds (ns)
______
Timing constraint: Default period analysis for Clock 'q out 0'
 Clock period: 6.713ns (frequency: 148.958MHz)
 Total number of paths / destination ports: 450 / 19
______
Delay:
                6.713ns (Levels of Logic = 5)
 Source:
                top/wr ctrl top/i 1/b count ptr 0 (FF)
 Destination:
                top/wr ctrl top/i 1/b count ptr 2 (FF)
 Source Clock: q out 0 rising
 Destination Clock: q out 0 rising
 Data Path: top/wr ctrl top/i 1/b count ptr 0 to top/wr ctrl top/i 1/b count ptr 2
                         Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
    FDC:C->Q 23 0.514 1.025 top/wr_ctrl_top/i_1/b_count_ptr_0
(top/wr_ctrl_top/i_1/b_count_ptr_0)
    LUT4:I3->0 1 0.612 0.387
top/flag logic top/full/ptr diff wr/ptr diff wr cmp ge00001 SW0 (N73)
    LUT4:I2->O 6 0.612 0.572
top/flag_logic_top/full/ptr_diff_wr/ptr diff wr cmp ge00001
(top/flag logic top/full/ptr diff wr/ptr diff wr cmp ge00002)
    LUT4:I3->0 4 0.612 0.499 top/wr ctrl_top/enable_wr_out_SW0_SW0 (N26)
    MUXF5:S->O
                     1 0.641 0.360 top/wr ctrl top/enable wr out SW4 (N82)
                     1 0.612 0.000 top/wr ctrl top/i_1/b_count_ptr_2_rstpot
    LUT4:I3->0
(top/wr ctrl top/i 1/b count ptr 2 rstpot)
```

```
0.268 top/wr ctrl top/i 1/b count ptr 2
   _____
                       6.713ns (3.871ns logic, 2.842ns route)
   Total
                             (57.7% logic, 42.3% route)
______
Timing constraint: Default period analysis for Clock 'q out 4'
 Clock period: 7.231ns (frequency: 138.303MHz)
 Total number of paths / destination ports: 490 / 10
Delay:
               7.231ns (Levels of Logic = 6)
 Source:
               top/rd ctrl top/i 2/b count ptr 0 (FF)
               top/rd ctrl top/i 2/b count ptr 0 (FF)
 Destination:
 Source Clock: q_out_4 rising
 Destination Clock: q out 4 rising
 Data Path: top/rd ctrl top/i 2/b count ptr 0 to top/rd ctrl top/i 2/b count ptr 0
                       Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   -----
            15 0.514 0.894 top/rd ctrl top/i 2/b count ptr 0
   FDC:C->Q
(top/rd ctrl top/i 2/b count ptr 0)
   LUT4:I2->0 1 0.612 0.360
top/flag logic top/empty/ptr diff rd/ptr diff rd cmp ge00001 SW1 (N43)
   LUT4:I3->0 11 0.612 0.796
top/flag logic top/empty/ptr diff rd/ptr diff rd cmp ge00001
(top/flag_logic_top/empty/ptr_diff_rd/ptr diff rd cmp ge00002)
   LUT4:I3->0 1 0.612 0.000
top/flag_logic_top/empty/ptr_diff_rd/ptr diff rd<2> SW0 G (N128)
   MUXF5:I1->0 1 0.278 0.360
top/flag logic top/empty/ptr diff rd/ptr diff rd<2> SW0 (N16)
   LUT4:I3->O 9 0.612 0.700
top/flag_logic_top/empty/ptr_diff rd/ptr diff rd<2>
(top/flag logic top/empty/temp ptr diff rd<2>)
   LUT4:I3->0 1 0.612 0.000 top/sram top/memory/data out port2 2 rstpot
(top/sram top/memory/data out port2 2 rstpot)
   FD:D 0.268 top/sram top/memory/data out port2 2
   Total
                       7.231ns (4.120ns logic, 3.111ns route)
                              (57.0% logic, 43.0% route)
______
Timing constraint: Default period analysis for Clock 'clk in'
 Clock period: 4.088ns (frequency: 244.648MHz)
 Total number of paths / destination ports: 300 / 24
______
Delay:
               4.088ns (Levels of Logic = 24)
 Source:
              clk tmp 1 (FF)
 Destination: clk_tmp_23 (FF)
Source Clock: clk_in rising
 Destination Clock: clk in rising
 Data Path: clk tmp 1 to clk tmp 23
                       Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   _____
   FDC:C->Q
                    1 0.514 0.509 clk_tmp_1 (clk_tmp_1)
   LUT1:I0->0
                   1 0.612 0.000 Mcount_clk_tmp_cy<1>_rt
(Mcount_clk_tmp_cy<1>_rt)
```

```
MUXCY:CI->O
MUXCY:CI->O
                       1 0.051 0.000 Mcount_clk_tmp_cy<3> (Mcount_clk_tmp_cy<3>)
1 0.051 0.000 Mcount_clk_tmp_cy<4> (Mcount_clk_tmp_cy<4>)
                           1 0.051 0.000 Mcount clk tmp cy<5> (Mcount clk tmp cy<5>)
     MUXCY:CI->O
                           1 0.051 0.000 Mcount clk tmp cy<6> (Mcount clk tmp cy<6>)
     MUXCY:CI->O
                           1 0.051 0.000 Mcount clk tmp cy<7> (Mcount clk tmp cy<7>)
     MUXCY:CI->O
                         1 0.051 0.000 Mcount_clk_tmp_cy<7> (Mcount_clk_tmp_cy<7>)
1 0.051 0.000 Mcount_clk_tmp_cy<8> (Mcount_clk_tmp_cy<8>)
1 0.051 0.000 Mcount_clk_tmp_cy<9> (Mcount_clk_tmp_cy<9>)
1 0.051 0.000 Mcount_clk_tmp_cy<10> (Mcount_clk_tmp_cy<10>)
1 0.051 0.000 Mcount_clk_tmp_cy<11> (Mcount_clk_tmp_cy<11>)
1 0.051 0.000 Mcount_clk_tmp_cy<12> (Mcount_clk_tmp_cy<12>)
     MUXCY:CI->O
     MUXCY:CI->O
     MUXCY:CI->O
     MUXCY:CI->O
     MUXCY:CI->O
                           1 0.051 0.000 Mcount clk tmp cy<13> (Mcount clk tmp cy<13>)
     MUXCY:CI->O
                           1 0.051 0.000 Mcount clk tmp cy<14> (Mcount clk tmp cy<14>)
     MUXCY:CI->O
                        1 0.051 0.000 Mcount_clk_tmp_cy<14> (Mcount_clk_tmp_cy<14>)
1 0.051 0.000 Mcount_clk_tmp_cy<15> (Mcount_clk_tmp_cy<15>)
1 0.051 0.000 Mcount_clk_tmp_cy<16> (Mcount_clk_tmp_cy<16>)
1 0.051 0.000 Mcount_clk_tmp_cy<17> (Mcount_clk_tmp_cy<17>)
1 0.051 0.000 Mcount_clk_tmp_cy<18> (Mcount_clk_tmp_cy<18>)
1 0.051 0.000 Mcount_clk_tmp_cy<19> (Mcount_clk_tmp_cy<19>)
     MUXCY:CI->O
     MUXCY:CI->O
     MUXCY:CI->O
     MUXCY:CI->O
     MUXCY:CI->O
                           1 0.051 0.000 Mcount clk tmp cy<20> (Mcount clk tmp cy<20>)
     MUXCY:CI->O
                           1 0.051 0.000 Mcount clk tmp cy<21> (Mcount clk tmp cy<21>)
     MUXCY:CI->O
                          0 0.051 0.000 Mcount clk tmp cy<22> (Mcount clk tmp cy<22>)
     MUXCY:CI->O
                           1 0.699 0.000 Mcount clk tmp xor<23> (Result<23>)
    XORCY:CI->O
                               0.268 clk tmp 23
    _____
                                 4.088ns (3.579ns logic, 0.509ns route)
                                         (87.5% logic, 12.5% route)
______
Timing constraint: Default period analysis for Clock 'clk tmp 23'
  Clock period: 3.345ns (frequency: 298.931MHz)
  Total number of paths / destination ports: 15 / 5
______
Delay:
                     3.345ns (Levels of Logic = 2)
 Source:
                    q out 0 (FF)
  Destination: q_out_4 (FF)
Source Clock: clk_tmp_23 rising
  Destination Clock: clk tmp 23 rising
  Data Path: q out 0 to q out 4
                                 Gate Net
    Cell:in->out fanout Delay Delay Logical Name (Net Name)
    19  0.514  0.952  q_out_0 (q_out_0)
1  0.612  0.387  Mcount_q_out_xor<3>111 (N5)
     FDR:C->Q
    LUT3:I2->0
                           1 0.612 0.000 Mcount q out xor<4>11 (Result<4>1)
    LUT3:I2->O
                               0.268 q_out_4
    -----
    Total
                                3.345ns (2.006ns logic, 1.339ns route)
                                         (60.0% logic, 40.0% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'q out 0'
  Total number of paths / destination ports: 40 / 7
Offset:
                     5.187ns (Levels of Logic = 4)
                     reset n (PAD)
  Destination: top/wr ctrl top/i_1/b_count_ptr_2 (FF)
  Destination Clock: q out 0 rising
  Data Path: reset n to top/wr ctrl top/i 1/b count ptr 2
                                 Gate Net
    Cell:in->out fanout Delay Delay Logical Name (Net Name)
```

```
20 1.106 1.089 reset n IBUF (reset n IBUF)
                  4 0.612 0.499 top/wr ctrl top/enable wr out SWO SWO (N26)
   LUT4:I0->O
                  1 0.641 0.360 top/wr ctrl top/enable wr out SW4 (N82)
   MUXF5:S->O
                  1 0.612 0.000 top/wr ctrl top/i 1/b count ptr 2 rstpot
   LUT4:I3->0
(top/wr ctrl top/i 1/b count ptr 2 rstpot)
          0.268
                                top/wr ctrl top/i 1/b count ptr 2
                      5.187ns (3.239ns logic, 1.948ns route)
   Total
                            (62.4% logic, 37.6% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk tmp 23'
 Total number of paths / destination ports: 5 / 5
______
             3.942ns (Levels of Logic = 2)
Offset:
 Source:
 Source: reset_in (PAD)
Destination: q_out_0 (FF)
 Destination Clock: clk tmp 23 rising
 Data Path: reset in to q out 0
                      Gate
                             Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   _____
                 1 1.106 0.357 reset in IBUF (reset in IBUF)
   IBUF:I->O
                  29 0.612 1.072 reset in inv1 INV 0 (reset in inv)
   INV:I->O
                     0.795
                             q out 0
   _____
                     3.942ns (2.513ns logic, 1.429ns route)
  Total
                           (63.7% logic, 36.3% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'q out 4'
 Total number of paths / destination ports: 58 / 7
______
              6.066ns (Levels of Logic = 5)
Offset:
              reset n (PAD)
 Destination: top/rd_ctrl_top/i_2/b_count_ptr_2 (FF)
 Destination Clock: q out 4 rising
 Data Path: reset n to top/rd ctrl top/i 2/b count ptr 2
                      Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   20 1.106 1.089 reset_n_IBUF (reset_n_IBUF)
3 0.612 0.454 top/rd_ctrl_top/enable_rd_out_SW0_SW1
   IBUF:I->O
   LUT2:I0->0
(N37)
   LUT4:I3->O
                 2 0.612 0.532 top/rd ctrl top/enable rd out SW11 (N69)
   (top/rd_ctrl_top/i_2/b_count_ptr_2_rstpot)
   FDC:D 0.268 top/rd ctrl top/i 2/b count ptr 2
                      6.066ns (3.822ns logic, 2.244ns route)
   Total
                            (63.0% logic, 37.0% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'q out 4'
 Total number of paths / destination ports: 123 / 6
Offset:
               11.488ns (Levels of Logic = 8)
```

```
top/rd ctrl top/i 2/b count ptr 0 (FF)
 Destination:
                f empty (PAD)
 Source Clock:
                q out 4 rising
 Data Path: top/rd ctrl top/i 2/b count ptr 0 to f empty
                          Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
    FDC:C->Q 15 0.514 0.894 top/rd ctrl top/i 2/b count ptr 0
(top/rd_ctrl_top/i_2/b_count_ptr_0)
    LUT4:I2->0 1 0.612 0.360
top/flag logic top/empty/ptr diff rd/ptr diff rd cmp ge00001 SW1 (N43)
    LUT4:I3->0 11 0.612 0.796
top/flag logic top/empty/ptr diff rd/ptr diff rd cmp ge00001
(top/flag logic top/empty/ptr diff rd/ptr diff rd cmp ge00002)
    LUT4:I3->0 1 0.612 0.000
top/flag logic top/empty/ptr diff rd/ptr diff rd<2> SW0 G (N128)
    MUXF5:I1->0 1 0.278 0.360
top/flag logic top/empty/ptr diff rd/ptr diff rd<2> SW0 (N16)
    LUT4:I3->O 9 0.612 0.700
top/flag logic top/empty/ptr diff rd/ptr diff rd<2>
(top/flag logic top/empty/temp ptr diff rd<2>)
                      1 0.612 0.387 top/flag logic top/empty/flag rd/f empty SW1
(N125)
               1 0.612 0.357 top/flag logic top/empty/flag rd/f empty
   LUT4:I2->0
(f empty OBUF)
                         3.169
   OBUF:I->O
                                     f empty OBUF (f empty)
   -----
   Total
                        11.488ns (7.633ns logic, 3.855ns route)
                                (66.4% logic, 33.6% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'q out 0'
 Total number of paths / destination ports: 118 / 3
______
 If set: 10.164ns (Levels of Logic = 6)

Source: top/wr_ctrl_top/i_1/b_count_ptr_0 (FF)

Destination: f_full (PAD)

Source Clock: q_out_0 rising
Offset:
 Data Path: top/wr ctrl top/i 1/b count ptr 0 to f full
                          Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   FDC:C->Q 23 0.514 1.025 top/wr ctrl top/i 1/b count ptr 0
(top/wr_ctrl_top/i_1/b_count_ptr_0)
    LUT4:I3->0 1 0.612 0.387
top/flag logic top/full/ptr diff wr/ptr diff wr cmp ge00001 SW0 (N73)
    LUT4:I2->O 6 0.612 0.572
top/flag logic top/full/ptr diff wr/ptr diff wr cmp ge00001
(top/flag logic top/full/ptr diff wr/ptr diff wr cmp ge00002)
    LUT4 D:I3->0 6 0.612 0.721
top/flag logic top/full/ptr diff wr/ptr diff wr<1>1
(top/flag logic top/full/temp ptr diff wr<1>)
    LUT4:I0->O
               1 0.612 0.360 top/flag logic top/full/flag wr/f full SW1
(N123)
    LUT4:I3->0
                 1 0.612 0.357 top/flag logic top/full/flag wr/f full
(f full OBUF)
             3.169 f full OBUF (f full)
   OBUF:I->O
   Total
                        10.164ns (6.743ns logic, 3.421ns route)
```

Source:

```
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk tmp 23'
 Total number of paths / destination ports: 5 / 5
-----
Offset:
              4.605ns (Levels of Logic = 1)
 Source: q_out_0 (FF)
Destination: q_out<0> (PAD)
Source Clock: clk_tmp_23 rising
 Data Path: q out 0 to q out<0>
                       Gate
                              Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   FDR:C->Q 19 0.514 0.922 q_out_0 (q_out_0)
                      3.169 q_out_0_OBUF (q_out<0>)
   OBUF:I->O
   _____
                       4.605ns (3.683ns logic, 0.922ns route)
   Total
                             (80.0% logic, 20.0% route)
______
Timing constraint: Default path analysis
 Total number of paths / destination ports: 14 / 4
______
               8.866ns (Levels of Logic = 6)
 Source:
               reset n (PAD)
 Destination: f full (PAD)
 Data Path: reset n to f full
                       Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
   _____
                  20 1.106 1.089 reset n IBUF (reset n IBUF)
   IBUF:I->O
                   1 0.612 0.000
   LUT4:I0->O
top/flag logic top/full/ptr diff wr/ptr diff wr<2> F (N129)
              7 0.278
top/flag logic top/full/ptr diff wr/ptr diff wr<2>
(top/flag logic top/full/temp ptr diff wr<2>)
             1 0.612 0.360 top/flag logic top/full/flag wr/f full SW1
   LUT4:I1->0
(N123)
                   1 0.612 0.357 top/flag logic top/full/flag wr/f full
   LUT4:I3->0
(f full OBUF)
                      3.169 f full OBUF (f full)
   OBUF:I->O
   Total
                       8.866ns (6.389ns logic, 2.477ns route)
                             (72.1% logic, 27.9% route)
______
Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.97 secs
-->
Total memory usage is 4537252 kilobytes
Number of errors : 0 ( 0 filtered)
Number of warnings: 1 ( 0 filtered)
```

Number of infos : 3 (0 filtered)