```
Release 14.7 - xst P.20131013 (nt64)
 Copyright (c) 1995-2013 Xilinx, Inc. All rights reserved.
 --> Parameter TMPDIR set to xst/projnav.tmp
Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 --> Parameter xsthdpdir set to xst
Total REAL time to Xst completion: 0.00 secs
 Total CPU time to Xst completion: 0.16 secs
 --> Reading design: fifo top 1.prj
 TABLE OF CONTENTS
  1) Synthesis Options Summary
   2) HDL Parsing
   3) HDL Elaboration
   4) HDL Synthesis
      4.1) HDL Synthesis Report
   5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
   6) Low Level Synthesis
   7) Partition Report
   8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
        8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report
 ______
     Synthesis Options Summary
 ______
 ---- Source Parameters
Input File Name : "fifo top 1.prj"
 Ignore Synthesis Constraint File : NO
 ---- Target Parameters
Output File Name
                                 : "fifo top 1"
Output Format
                                  : NGC
 Target Device
                                  : xc6slx9-3-tqq144
---- Source Options

Top Module Name : fifo_top_1
Automatic FSM Extraction : YES

FSM Encoding Algorithm : Auto
Safe Implementation : No
FSM Style : LUT
RAM Extraction : Yes
RAM Style : Auto
ROM Extraction : Yes
ROM Extraction : Yes
Shift Register Extraction : YES
ROM Style
                                  : Auto
```

Resource Sharing : YES Asynchronous To Synchronous : NO Shift Register Minimum Size : 2 Use DSP Block : Auto Automatic Register Balancing : No

---- Target Options

: Auto : Auto LUT Combining Reduce Control Sets : YES Add IO Buffers Add 10 Burrers
Global Maximum Fanout : 100000 Add Generic Clock Buffer (BUFG)
Register Duplication : 16 Register Duplication Optimize Instantiated Primitives : NO Use Clock Enable : Auto
Use Synchronous Set : Auto
Use Synchronous Reset : Auto
Pack IO Registers into IOBs : Auto Equivalent register Removal : YES

---- General Options

: Speed : 1 Optimization Goal Optimization Effort Power Reduction : NO Keep Hierarchy : No

Read Cores

Write Timing Constraints
: NO
Cross Clock Analysis
: NO
Hierarchy Separator
: /
Bus Delimiter
: <>
Case Specifier
: Mair
Slice Utilization Ratio
: 100
BRAM Utilization Ratio
: 100
DSP48 Utilization Ratio
: 100
Auto BRAM Packing
: NO
Slice Utilization Patic Dolta

: Maintain

Slice Utilization Ratio Delta : 5

HDL Parsing * ______

Analyzing Verilog file "G:\FIFO - VLSI Project\RTL

Design\flag logic\flag logic 8\wr ptr diff.v" into library work

Parsing module <wr ptr diff>.

Analyzing Verilog file "G:\FIFO - VLSI Project\RTL

Design\flag logic\flag logic 8\flag logic wr.v" into library work

Parsing module <flag logic wr>.

Analyzing Verilog file "G:\FIFO - VLSI Project\RTL

Design\flag logic\flag logic 7\rd ptr diff.v" into library work

Parsing module <rd ptr diff>.

Analyzing Verilog file "G:\FIFO - VLSI Project\RTL

Design\flag logic\flag logic 7\rd flag logic.v" into library work

Parsing module <rd flag logic>.

Analyzing Verilog file "G:\FIFO - VLSI Project\RTL

Design\flag logic\flag logic 8\flag top wr.v" into library work

Parsing module <flag top wr>.

```
Analyzing Verilog file "G:\FIFO - VLSI Project\RTL
Design\flag logic\flag logic 7\flag logic top rd.v" into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <flag logic top rd>.
Analyzing Verilog file "G:\FIFO - VLSI Project\RTL Design\FIFO TOP 3\sync basic top 1.v"
into library work
Parsing verilog file "para.h" included at line 19.
Parsing module <sync basic top 1>.
Analyzing Verilog file "G:\FIFO - VLSI Project\RTL Design\FIFO TOP 3\gray to bin top 1.v"
into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <gray to bin top 1>.
Analyzing Verilog file "G:\FIFO - VLSI Project\RTL Design\FIFO TOP 3\dpsram basic top 1.v"
into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <dpsram basic top 1>.
Analyzing Verilog file "G:\FIFO - VLSI Project\RTL Design\FIFO TOP 3\bin to gray top 1.v"
into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <bin to gray top 1>.
Analyzing Verilog file "G:\FIFO - VLSI Project\RTL Design\FIFO TOP 3\binary up counter.v"
into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <br/> <br/>binary_up_counter>.
Analyzing Verilog file "G:\FIFO - VLSI Project\RTL Design\flag logic\flag logic top 1.v"
into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <flag logic top 1>.
Analyzing Verilog file "G:\FIFO - VLSI Project\RTL Design\FIFO TOP 3\wr ptr sync top 1.v"
into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <wr ptr sync top 1>.
Analyzing Verilog file "G:\FIFO - VLSI Project\RTL
Design\FIFO TOP 3\write control top 1.v" into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <write control top 1>.
Analyzing Verilog file "G:\FIFO - VLSI Project\RTL Design\FIFO TOP 3\read control top 1.v"
into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <read control top 1>.
Analyzing Verilog file "G:\FIFO - VLSI Project\RTL Design\FIFO TOP 3\rd ptr sync top 1.v"
into library work
Parsing verilog file "para.h" included at line 21.
Parsing module <rd ptr sync top 1>.
Analyzing Verilog file "G:\FIFO - VLSI Project\RTL Design\FIFO TOP 3\dpsram top 1.v" into
library work
Parsing verilog file "para.h" included at line 21.
Parsing module <dpsram top 1>.
Analyzing Verilog file "G:\FIFO - VLSI Project\RTL Design\FIFO TOP 3\fifo top 1.v" into
library work
Parsing verilog file "para.h" included at line 22.
Parsing module <fifo top 1>.
______
                           HDL Elaboration
```

Elaborating module <fifo top 1>.

Elaborating module <dpsram top 1>.

```
Elaborating module <read control top 1>.
Elaborating module <binary up counter>.
Elaborating module <write control top 1>.
Elaborating module <wr ptr sync top 1>.
Elaborating module <bin to gray top 1>.
Elaborating module <sync basic top 1>.
Elaborating module <gray to bin top 1>.
Elaborating module <rd ptr sync top 1>.
Elaborating module <flag_logic_top_1>.
Elaborating module <flag logic top rd>.
Elaborating module <rd ptr diff>.
Elaborating module <rd flag logic>.
Elaborating module <flag top wr>.
Elaborating module <wr ptr diff>.
Elaborating module <flag logic wr>.
______
                         HDL Synthesis
______
Synthesizing Unit <fifo top 1>.
   Related source file is "G:\FIFO - VLSI Project\RTL Design\FIFO TOP 3\fifo top 1.v".
INFO:Xst:3210 - "G:\FIFO - VLSI Project\RTL Design\FIFO TOP 3\fifo top 1.v" line 38:
Output port <rd ptr> of the instance <rd ctrl top> is unconnected or connected to loadless
INFO:Xst:3210 - "G:\FIFO - VLSI Project\RTL Design\FIFO TOP 3\fifo top 1.v" line 40:
Output port <wr ptr> of the instance <wr ctrl top> is unconnected or connected to loadless
   Summary:
       no macro.
Unit <fifo top 1> synthesized.
Synthesizing Unit <dpsram top 1>.
   Related source file is "G:\FIFO - VLSI Project\RTL Design\FIFO TOP 3\dpsram top 1.v".
INFO:Xst:3210 - "G:\FIFO - VLSI Project\RTL Design\FIFO TOP 3\dpsram top 1.v" line 38:
Output port <data out port1> of the instance <memory> is unconnected or connected to
loadless signal.
   Found 1-bit tristate buffer for signal <idle pin 2<7>> created at line 36
   Found 1-bit tristate buffer for signal <idle pin 2<6>> created at line 36
   Found 1-bit tristate buffer for signal <idle pin 2<5>> created at line 36
   Found 1-bit tristate buffer for signal <idle_pin_2<4>> created at line 36
   Found 1-bit tristate buffer for signal <idle pin 2<3>> created at line 36
   Found 1-bit tristate buffer for signal <idle pin 2<2>> created at line 36
   Found 1-bit tristate buffer for signal <idle pin 2<1>> created at line 36
   Found 1-bit tristate buffer for signal <idle pin 2<0>> created at line 36
```

Elaborating module <dpsram basic top 1>.

```
Summary:
        inferred 8 Tristate(s).
Unit <dpsram top 1> synthesized.
Synthesizing Unit <dpsram basic top 1>.
    Related source file is "G:\FIFO - VLSI Project\RTL
Design\FIFO TOP 3\dpsram basic top 1.v".
    Found 8x8-bit dual-port RAM <Mram mem> for signal <mem>.
    Found 8-bit register for signal <data out port2>.
    Found 8-bit register for signal <data out port1>.
    Summary:
        inferred 1 \text{ RAM}(s).
        inferred 16 D-type flip-flop(s).
Unit <dpsram basic top 1> synthesized.
Synthesizing Unit <read control top 1>.
    Related source file is "G:\FIFO - VLSI Project\RTL
Design\FIFO TOP 3\read control top 1.v".
    Summary:
        no macro.
Unit <read control top 1> synthesized.
Synthesizing Unit <binary up counter>.
    Related source file is "G:\FIFO - VLSI Project\RTL
Design\FIFO TOP 3\binary up counter.v".
    Found 4-bit register for signal <b count ptr>.
    Found 4-bit adder for signal <b count ptr[3] GND 13 o add 1 OUT> created at line 38.
    Summary:
       inferred 1 Adder/Subtractor(s).
        inferred 4 D-type flip-flop(s).
Unit <br/>binary up counter> synthesized.
Synthesizing Unit <write control top 1>.
    Related source file is "G:\FIFO - VLSI Project\RTL
Design\FIFO TOP 3\write control top 1.v".
    Summary:
        no macro.
Unit <write control top 1> synthesized.
Synthesizing Unit <wr ptr sync top 1>.
    Related source file is "G:\FIFO - VLSI Project\RTL
Design\FIFO TOP 3\wr ptr sync top 1.v".
    Summary:
        no macro.
Unit <wr ptr sync top 1> synthesized.
Synthesizing Unit <bin to gray top 1>.
    Related source file is "G:\FIFO - VLSI Project\RTL
Design\FIFO TOP 3\bin to gray top 1.v".
    Summary:
Unit <bin to gray top 1> synthesized.
Synthesizing Unit <sync basic top 1>.
    Related source file is "G:\FIFO - VLSI Project\RTL
Design\FIFO TOP 3\sync basic top 1.v".
    Found 3-bit register for signal <data out>.
    Found 3-bit register for signal <dff 1>.
    Summary:
        inferred 6 D-type flip-flop(s).
Unit <sync basic top 1> synthesized.
```

```
Synthesizing Unit <gray to bin top 1>.
    Related source file is "G:\FIFO - VLSI Project\RTL
Design\FIFO TOP 3\gray to bin top 1.v".
        a length = 3
    Summary:
Unit <gray to bin top 1> synthesized.
Synthesizing Unit <rd ptr sync top 1>.
    Related source file is "G:\FIFO - VLSI Project\RTL
Design\FIFO TOP 3\rd ptr sync top 1.v".
    Summary:
        no macro.
Unit <rd ptr sync top 1> synthesized.
Synthesizing Unit <flag logic top 1>.
    Related source file is "G:\FIFO - VLSI Project\RTL
Design\flag logic\flag logic top 1.v".
    Summary:
        no macro.
Unit <flag logic top 1> synthesized.
Synthesizing Unit <flag logic top rd>.
    Related source file is "G:\FIFO - VLSI Project\RTL
Design\flag logic\flag logic 7\flag logic top rd.v".
    Summary:
        no macro.
Unit <flag logic top rd> synthesized.
Synthesizing Unit <rd ptr diff>.
    Related source file is "G:\FIFO - VLSI Project\RTL
Design\flag logic\flag logic 7\rd ptr diff.v".
        config depth = 3'b111
        a length = 3
    Found 3-bit subtractor for signal <b wr ptr sync[2] b rd ptr[2] sub 2 OUT> created at
    Found 3-bit subtractor for signal <n0015> created at line 38.
    Found 3-bit adder for signal <PWR 14 o b wr ptr sync[2] add 3 OUT> created at line 38.
    Found 3-bit comparator lessequal for signal <n0001> created at line 35
    Summary:
        inferred 2 Adder/Subtractor(s).
        inferred 1 Comparator(s).
        inferred 2 Multiplexer(s).
Unit <rd ptr diff> synthesized.
Synthesizing Unit <rd flag logic>.
    Related source file is "G:\FIFO - VLSI Project\RTL
Design\flag logic\flag logic 7\rd flag logic.v".
        f a empty = 2
        a length = 3
    Summary:
Unit <rd flag logic> synthesized.
Synthesizing Unit <flag top wr>.
    Related source file is "G:\FIFO - VLSI Project\RTL
Design\flag logic\flag logic 8\flag top wr.v".
        a length = 3
    Summary:
        no macro.
Unit <flag top wr> synthesized.
Synthesizing Unit <wr ptr diff>.
```

```
Related source file is "G:\FIFO - VLSI Project\RTL
Design\flag_logic\flag_logic_8\wr_ptr_diff.v".
       config depth = 3'b111
       a length = 3
   Found 3-bit subtractor for signal <br/> wr ptr[2] b rd ptr sync[2] sub 2 OUT> created at
   Found 3-bit subtractor for signal <n0015> created at line 40.
   Found 3-bit adder for signal <PWR_18_o_b_wr_ptr[2]_add_3_OUT> created at line 40.
   Found 3-bit comparator lessequal for signal <n0001> created at line 36
   Summary:
       inferred 2 Adder/Subtractor(s).
       inferred 1 Comparator(s).
       inferred 2 Multiplexer(s).
Unit <wr ptr diff> synthesized.
Synthesizing Unit <flag logic wr>.
   Related source file is "G:\FIFO - VLSI Project\RTL
Design\flag logic\flag logic 8\flag logic wr.v".
       f a full = 6
       a length = 3
   Summary:
Unit <flag logic wr> synthesized.
______
HDL Synthesis Report
Macro Statistics
# RAMs
                                                 : 1
8x8-bit dual-port RAM
                                                 : 1
# Adders/Subtractors
                                                  : 6
3-bit addsub
                                                  : 2
3-bit subtractor
                                                  : 2
4-bit adder
                                                 : 2
# Registers
                                                  : 8
3-bit register
                                                  : 4
4-bit register
                                                  : 2
8-bit register
                                                  : 2
# Comparators
3-bit comparator lessequal
# Multiplexers
                                                 : 4
3-bit 2-to-1 multiplexer
                                                 : 4
# Tristates
                                                  : 8
1-bit tristate buffer
                                                  : 8
# Xors
                                                 : 10
1-bit xor2
                                                  : 10
______
```

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

______ Advanced HDL Synthesis ______

Synthesizing (advanced) Unit
binary up counter>.

The following registers are absorbed into counter <b count ptr>: 1 register on signal <b count ptr>.

Unit
binary up counter> synthesized (advanced).

Synthesizing (advanced) Unit <dpsram_basic_top_1>.

INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <data out port2>

ram_type	Block	
mode clkA	<pre>8-word x 8-bit write-first connected to signal <clk_port1> connected to signal <ctrl_port1_0> connected to signal <addr_in_port1> connected to signal <data_in_port1></data_in_port1></addr_in_port1></ctrl_port1_0></clk_port1></pre>	
optimization	speed	
Port B aspect ratio mode clkB enB weB addrB diB doB	8-word x 8-bit write-first connected to signal <clk_port2> connected to signal <en_port2> connected to signal <gnd> connected to signal <addr_in_port2> connected to signal <data_in_port2> connected to signal <data_out_port2></data_out_port2></data_in_port2></addr_in_port2></gnd></en_port2></clk_port2>	 rise
optimization	speed	

Unit <dpsram basic top 1> synthesized (advanced).

Advanced HDL Synthesis Report

```
Macro Statistics
# RAMs
                                                        : 1
8x8-bit dual-port block RAM
                                                        : 1
# Adders/Subtractors
3-bit addsub
                                                        : 2
 3-bit subtractor
# Counters
                                                        : 2
4-bit up counter
                                                        : 2
# Registers
                                                        : 20
Flip-Flops
                                                        : 20
# Comparators
                                                        : 2
3-bit comparator lessequal
                                                        : 2
# Multiplexers
3-bit 2-to-1 multiplexer
                                                        : 4
# Xors
                                                        : 10
1-bit xor2
                                                         : 10
```

```
* Low Level Synthesis *
```

<u>WARNING</u>:Xst:1710 - FF/Latch <data_out_port1_0> (without init value) has a constant value of 0 in block <dpsram_basic_top_1>. This FF/Latch will be trimmed during the optimization process.

<u>WARNING</u>:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data_out_port1_1> (without init value) has a constant value of 0 in block <dpsram_basic_top_1>. This FF/Latch will be trimmed during the optimization process.

```
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data out port1 2> (without
init value) has a constant value of 0 in block <dpsram basic top 1>. This FF/Latch will be
trimmed during the optimization process.
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data out port1 3> (without
init value) has a constant value of 0 in block <dpsram basic top 1>. This FF/Latch will be
trimmed during the optimization process.
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data out port1 4> (without
init value) has a constant value of 0 in block <dpsram basic top 1>. This FF/Latch will be
trimmed during the optimization process.
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data out port1 5> (without
init value) has a constant value of 0 in block <dpsram basic top 1>. This FF/Latch will be
trimmed during the optimization process.
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data out port1 6> (without
init value) has a constant value of 0 in block <dpsram basic top 1>. This FF/Latch will be
trimmed during the optimization process.
WARNING: Xst:1895 - Due to other FF/Latch trimming, FF/Latch <data out port1 7> (without
init value) has a constant value of 0 in block <dpsram basic top 1>. This FF/Latch will be
trimmed during the optimization process.
Optimizing unit <fifo top 1> ...
Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fifo top 1, actual ratio is 0.
Final Macro Processing ...
______
Final Register Report
Macro Statistics
# Registers
                                             : 20
Flip-Flops
                                             : 20
______
          Partition Report
______
Partition Implementation Status
_____
No Partitions were found in this design.
______
                       Design Summary
______
Top Level Output File Name : fifo top 1.ngc
Primitive and Black Box Usage:
# BELS
                             : 37
    GND
    INV
                            : 1
    LUT2
                            : 6
```

: 3 : 2

LUT3 LUT4

# LUT5 # LUT6 # MUXF7 # VCC # FlipFlops/Latches # FDC # RAMS # RAMB8BWER # Clock Buffers # BUFGP # IO Buffers # IBUF # OBUF Device utilization summary:	: 5 : 16 : 2 : 1 : 20 : 20 : 1 : 1 : 2 : 2 : 23 : 11 : 12					
Selected Device : 6slx9tqg144-3						
Slice Logic Utilization: Number of Slice Registers: Number of Slice LUTs: Number used as Logic:		33	out of	11440 5720 5720	0%	
Slice Logic Distribution: Number of LUT Flip Flop pairs used Number with an unused Flip Flop Number with an unused LUT: Number of fully used LUT-FF pair Number of unique control sets:	: rs:	19 6	out of	39	15%	
IO Utilization: Number of IOs: Number of bonded IOBs:		25 25	out of	102	24%	
Specific Feature Utilization: Number of Block RAM/FIFO: Number using Block RAM only: Number of BUFG/BUFGCTRLs:		1 1 2		32 16	3% 12%	
Partition Resource Summary:						
No Partitions were found in this	design					
Timing Report	======	===:	======	======	======	====
NOTE: THESE TIMING NUMBERS ARE ONLY FOR ACCURATE TIMING INFORMAT: GENERATED AFTER PLACE-and-ROU	ION PLE				ACE REPOI	RT
Clock Information:						

```
wr clk
                               | BUFGP
rd clk
                              | BUFGP
                                                    | 11
Asynchronous Control Signals Information:
_____
No asynchronous control signals found in this design
Timing Summary:
_____
Speed Grade: -3
  Minimum period: 3.560ns (Maximum Frequency: 280.871MHz)
  Minimum input arrival time before clock: 4.542ns
  Maximum output required time after clock: 6.054ns
  Maximum combinational path delay: 6.129ns
Timing Details:
______
All values displayed in nanoseconds (ns)
______
Timing constraint: Default period analysis for Clock 'wr clk'
 Clock period: 3.481ns (frequency: 287.253MHz)
 Total number of paths / destination ports: 57 / 12
______
 Source: 3.481ns (Levels of Logic = 2)

rd_sync_top/sync_2/data_out_2 (FF)

Destination: sram_top/memory/Mram_mem (RAM)

Source Clock: wr_clk rising
Delay:
 Destination Clock: wr clk rising
 Data Path: rd sync top/sync 2/data out 2 to sram top/memory/Mram mem
                           Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
               3 0.447 1.015 rd sync top/sync 2/data out 2
(rd sync top/sync 2/data out 2)
    LUT6:I0->0 6 0.203 0.745 f_full1_SW0 (N14)
LUT5:I4->0 2 0.205 0.616 tmp wr in1 (tmp w
                      2 0.205 0.616 tmp wr in1 (tmp wr in)
    RAMB8BWER:WEAWEL0
                          0.250 sram_top/memory/Mram_mem
                           3.481ns (1.105ns logic, 2.376ns route)
                                   (31.7% logic, 68.3% route)
______
Timing constraint: Default period analysis for Clock 'rd clk'
 Clock period: 3.560ns (frequency: 280.871MHz)
 Total number of paths / destination ports: 78 / 11
______
Delay:
                  3.560ns (Levels of Logic = 2)
 Source: rd_ctrl_top/i_2/b_count_ptr_2 (FF)
Destination: sram_top/memory/Mram_mem (RAM)
Source Clock: rd_clk rising
 Destination Clock: rd clk rising
 Data Path: rd_ctrl_top/i_2/b_count_ptr_2 to sram top/memory/Mram mem
                           Gate Net
   Cell:in->out fanout Delay Delay Logical Name (Net Name)
```

```
9 0.447 1.058 rd ctrl top/i 2/b count ptr 2
   FDC:C->Q
(rd ctrl top/i_2/b_count_ptr_2)
   LUT5:I2->0 6 0.205 0.849 f_empty1_SW3 (N16)
LUT6:I4->0 1 0.203 0.579 tmp rd in1 (tmp rd
                   1 0.203 0.579 tmp rd in1 (tmp rd in)
   RAMB8BWER: ENBRDEN
                     0.220 sram top/memory/Mram mem
   -----
                       3.560ns (1.075ns logic, 2.485ns route)
                             (30.2% logic, 69.8% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'wr clk'
 Total number of paths / destination ports: 30 / 24
______
               3.999ns (Levels of Logic = 2)
Offset:
              reset n (PAD)
 Source:
 Destination: rd_sync_top/sync_2/data_out_2 (FF)
 Destination Clock: wr_clk rising
 Data Path: reset n to rd sync top/sync 2/data out 2
                       Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   (rd sync top/sync 2/reset n inv)
                      0.430
                                 rd sync top/sync 2/dff 1 0
   -----
                       3.999ns (1.858ns logic, 2.141ns route)
  Total
                             (46.5% logic, 53.5% route)
______
Timing constraint: Default OFFSET IN BEFORE for Clock 'rd clk'
 Total number of paths / destination ports: 24 / 15
______
Offset:
               4.542ns (Levels of Logic = 3)
              reset n (PAD)
 Source:
 Destination: sram top/memory/Mram mem (RAM)
 Destination Clock: rd clk rising
 Data Path: reset n to sram top/memory/Mram mem
                       Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   _____ _____
                18 1.222 1.154 reset n IBUF (reset n IBUF)
   LUT6:I1->O 1 0.203 0.579 tmp_rd_in1_rstpot (tmp_rd_in) RAMB8BWER:ENBRDEN 0.220
                  2 0.203 0.961 tmp rd in1 rstpot (tmp rd in1 rstpot)
                     0.220 sram top/memory/Mram mem
                      4.542ns (1.848ns logic, 2.694ns route)
   Total
                             (40.7% logic, 59.3% route)
_____
Timing constraint: Default OFFSET OUT AFTER for Clock 'rd clk'
 Total number of paths / destination ports: 32 / 11
______
Offset:
               6.054ns (Levels of Logic = 3)
 Source:
              rd_ctrl_top/i_2/b_count_ptr_2 (FF)
 Destination: f_empty (PAD)
Source Clock: rd_clk rising
 Data Path: rd ctrl top/i 2/b count ptr 2 to f empty
```

```
Net
                      Gate
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
   -----
   FDC:C->Q 9 0.447 1.058 rd_ctrl_top/i_2/b_count_ptr_2
(rd ctrl top/i_2/b_count_ptr_2)
   LUT5:12->0 6 0.205 0.992 f_empty1_SW4 (N17)
   LUT6:I2->0
                  1 0.203 0.579 f empty2 (f empty OBUF)
   OBUF:I->O
                2.571 f empty OBUF (f empty)
                     6.054ns (3.426ns logic, 2.628ns route)
  Total
                           (56.6% logic, 43.4% route)
______
Timing constraint: Default OFFSET OUT AFTER for Clock 'wr clk'
 Total number of paths / destination ports: 19 / 3
 Source:
Offset:
              5.993ns (Levels of Logic = 3)
             rd_sync_top/sync_2/data out 2 (FF)
 Destination:
             f full (PAD)
 Source Clock: wr clk rising
 Data Path: rd sync top/sync 2/data out 2 to f full
                      Gate Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
  -----
           3 0.447 1.015 rd_sync_top/sync_2/data_out_2
   FDC:C->Q
(rd sync top/sync 2/data out 2)
   LUT6:I0->0 6 0.203 0.973 f_full1_SW0 (N14)
                  1 0.205 0.579 f full2 (f full OBUF)
   LUT4:I1->O
   OBUF:I->O
                  2.571 f full OBUF (f full)
  Total
                     5.993ns (3.426ns logic, 2.567ns route)
                           (57.2% logic, 42.8% route)
______
Timing constraint: Default path analysis
 Total number of paths / destination ports: 6 / 4
______
              6.129ns (Levels of Logic = 4)
Delay:
 Source:
              reset n (PAD)
 Destination:
              f almost full (PAD)
 Data Path: reset n to f almost full
                            Net
  Cell:in->out fanout Delay Delay Logical Name (Net Name)
  - · ·
                 18 1.222 1.414 reset n IBUF (reset n IBUF)
   IBUF:I->O
   LUT6:I0->0
                  1 0.203 0.000 f almost full G (N40)
                  1 0.140 0.579 f_almost_full_(f_almost_full_OBUF)
   MUXF7:I1->0
                     2.571
                           f almost full OBUF (f almost full)
   OBUF:I->O
  _____
  Total
                     6.129ns (4.136ns logic, 1.993ns route)
                           (67.5% logic, 32.5% route)
______
Cross Clock Domains Report:
```

Clock to Setup on destination clock rd clk

Source Clock	Src:Rise Src:Fall Src:Rise Src:Fall Dest:Rise Dest:Rise Dest:Fall Dest:Fall
_	3.560 3.012
Clock to Setup	on destination clock wr_clk
Source Clock	Src:Rise Src:Fall Src:Rise Src:Fall Dest:Rise Dest:Rise Dest:Fall Dest:Fall
wr_clk	2.647 3.481

Total REAL time to Xst completion: 7.00 secs Total CPU time to Xst completion: 7.61 secs

-->

Total memory usage is 4522784 kilobytes

Number of errors : 0 (0 filtered)
Number of warnings : 8 (0 filtered)
Number of infos : 5 (0 filtered)