

H1
MountingHole
H2
MountingHole
H3
MountingHole
H4
MountingHole
J1
Conn_02x06_Odd_Even
+5V
+3V3
RSET
DRDY
SCLK
DIN
EXT_CLK
CS
DOUT
GND
U2
RS3236-3.3
+5V
+3.3VADC
VIN
VOUT
EN
GND
C16
1u
C18
1u
C19
10u
C20
100n
Low noise, high PSSR LDO
Used for analog Vdd
TODO: TPS7A2033PDBVR alternative
Load Cell
LC1
LC1_Signal+
LC1_Signal−
LC1_Excitation−
LC1_Excitation+
R1
100
R2
100
DNP
C1
C2
C9
100n
C21
100n
Load Cell
LC2
LC2_Signal+
LC2_Signal−
LC2_Excitation−
LC2_Excitation+
R3
100
R4
100
DNP
C3
C4
C10
100n
C22
100n
Load Cell
LC3
LC3_Signal+
LC3_Signal−
LC3_Excitation−
LC3_Excitation+
R5
100
R6
100
DNP
C5
C6
C11
100n
C23
100n
Load Cell
LC4
LC4_Signal+
LC4_Signal−
LC4_Excitation−
LC4_Excitation+
R7
100
R8
100
DNP
C7
C8
C12
100n
C24
100n
U1
ADS131M04xPW
AIN0P
AIN0N
AIN1P
AIN1N
AIN2P
AIN2N
AIN3P
AIN3N
AVDD
DVDD
AGND
DGND
CLKIN
SCLK
DOUT
DIN
CS
DRDY
SYNC/RESET
CAP
RSET
R9
10k
220n
C15
100n
C13
100n
C14
EXT_CLK
CLK
JP1
SiT8008xx-7x-xxE
Y1
OUT
OE
Vdd
R10
10k
100n
C17
CERN-OHL-S
https://github.com/mulcmu/plimsoll
Sheet: /
File: plimsoll.kicad_sch
Title: Plimsoll mini
Size: B
Date:
Rev: 0
KiCad E.D.A. 9.0.9
Id: 1/1