


Rn 148

2:10 - 3:00 pm

Review of FETs



FET




⇒ High input impedance at gate

⇒ Uses electric field (not current) to manipulate conduction band between Source and Drain


Concerned with two polarities:



SRAM (static ram)



Q high \Rightarrow M₁ open, M₂ closed, so \bar{Q}
 low \Rightarrow M₄ open, M₃ closed, so Q high.




To write, over-power previous state

* "static" : no need to refresh
 \rightarrow self reinforcing

DRAM

Dynamic RAM




+

Bit stored on capacitor ... leaks!

→ "dynamic" requires constant refresh.

⇒ Also requires

"Differential Sense Amplification"




Now the beauty : read also refreshes,

Q: This requires 5 Transistors,
but SRAM uses 4...

Why better?

A: Multiplexing.


Word
line



Heres beauty

→ Recharges Cap

→ Buffers Output




→ Reverse read / refresh transistors many times by multiplexing.

→ Column read circuit also acts as a buffer

Flash Memory



"Flash" of a memory to erase

Floating Gate Transistor




bit is stored on F.G. as amount of charge.

Set by applying positive voltage to CG




Inject Electrons


(1 → 0)




NOR / NAND flash



Acts like a NOR gate




NAND




Set all but one WL high enough
to ensure conductivity.

Set probe WL to "V_{read}"
Bit line pulled high or low
depending on

Floating Gate




Sense



Current Flows depending on whether FG screens (hv -'s) or not.

Strip Electrons Off (0 → 1) "Erasing",



Any electrons jump resistive barrier via quantum tunneling.