








## WEBENCH® Design Report







Design : 17 LMR51450SDRRR  
LMR51450SDRRR 23.5V-24.5V to 12.00V @ 5A










## Electrical BOM

Name	Manufacturer	Part Number	Properties	Qty	Price	Footprint
Cboot	MuRata	GRM155R71C104KA88D Series= X7R	Cap= 100.0 nF ESR= 1.0 mOhm VDC= 16.0 V IRMS= 0.0 A	1	\$0.01	0402 3 mm <sup>2</sup>
Cin	MuRata	GRM31CR71H475KA12L Series= X7R	Cap= 4.7 uF ESR= 3.0 mOhm VDC= 50.0 V IRMS= 4.98 A	2	\$0.10	1206 11 mm <sup>2</sup>
Cinx	TDK	C1005X5R1H104K050BB Series= X5R	Cap= 100.0 nF ESR= 39.064 mOhm VDC= 50.0 V IRMS= 814.67 mA	1	\$0.02	0402 3 mm <sup>2</sup>
Cout	MuRata	GRM32ER61E226KE15L Series= X5R	Cap= 22.0 uF ESR= 2.0 mOhm VDC= 25.0 V IRMS= 3.67 A	3	\$0.23	1210 15 mm <sup>2</sup>
L1	CUSTOM	CUSTOM	L= 8.2 µH 27.0 mOhm	1	NA	XAL6060 0 mm <sup>2</sup>
Rfbb	Vishay-Dale	CRCW04027K15FKED Series= CRCW..e3	Res= 7.15 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm <sup>2</sup>
Rfbb	Vishay-Dale	CRCW0402100KFKED Series= CRCW..e3	Res= 100.0 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm <sup>2</sup>
Rpgood	Vishay-Dale	CRCW0603100KFKEA Series= CRCW..e3	Res= 100.0 kOhm Power= 100.0 mW Tolerance= 1.0%	1	\$0.01	0603 5 mm <sup>2</sup>
Rt	Vishay-Dale	CRCW040231K6FKED Series= CRCW..e3	Res= 31.6 kOhm Power= 63.0 mW Tolerance= 1.0%	1	\$0.01	0402 3 mm <sup>2</sup>
U1	Texas Instruments	LMR51450SDRRR	Switcher	1	\$0.90	DRR0012E 16 mm <sup>2</sup>









## Operating Values

#	Name	Value	Category	Description
1.	BOM Count	13		Total Design BOM count
2.	Total BOM	NA		Total BOM Cost
3.	Cin IRMS	2.518 A	Capacitor	Input capacitor RMS ripple current
4.	Cin Pd	9.514 mW	Capacitor	Input capacitor power dissipation
5.	Cout IRMS	429.943 mA	Capacitor	Output capacitor RMS ripple current
6.	Cout Pd	123.23 µW	Capacitor	Output capacitor power dissipation
7.	IC Ipk	5.745 A	IC	Peak switch current in IC
8.	IC Pd	4.909 W	IC	IC power dissipation
9.	IC Tj	137.991 degC	IC	IC junction temperature
10.	IC Tolerance	5.0 mV	IC	IC Feedback Tolerance
11.	ICThetaJA Effective	22.0 degC/W	IC	Effective IC Junction-to-Ambient Thermal Resistance
12.	Iin Avg	2.678 A	IC	Average input current
13.	Ipp percentage	29.787 %	Inductor	Inductor ripple current percentage (with respect to average inductor current)
14.	L Ipp	1.489 A	Inductor	Peak-to-peak inductor ripple current
15.	L Pd	679.99 mW	Inductor	Inductor power dissipation
16.	Cin Pd	9.514 mW	Power	Input capacitor power dissipation
17.	Cout Pd	123.23 µW	Power	Output capacitor power dissipation
18.	IC Pd	4.909 W	Power	IC power dissipation
19.	L Pd	679.99 mW	Power	Inductor power dissipation
20.	Total Pd	5.6 W	Power	Total Power Dissipation
21.	Cross Freq	36.774 kHz	System	Bode plot crossover frequency
22.	Duty Cycle	50.272 %	System Information	Duty cycle
23.	Efficiency	91.464 %	System Information	Steady state efficiency
24.	FootPrint	173.0 mm <sup>2</sup>	System Information	Total Foot Print Area of BOM components
25.	Frequency	494.576 kHz	System Information	Switching frequency
26.	Gain Marg	-17.653 dB	System Information	Bode Plot Gain Margin
27.	Inductor ripple current requirement used for Inductor selection	30.0 %	System Information	Custom Inductor ripple current (% of average inductor current) requirement used for Inductor selection
28.	Iout	5.0 A	System Information	Iout operating point
29.	Iout transient step used 2.5 A for Cout calculations	2.5 A	System Information	Custom Transient current step requirement that was used for Cout selection (A).
30.	Low Freq Gain	49.334 dB	System Information	Gain at 1Hz
31.	Mode	CCM	System Information	Conduction Mode
32.	Overshoot Value	69.744 mV	System Information	Theoretical Vout Overshoot Value
33.	Phase Marg	54.63 deg	System Information	Bode Plot Phase Margin
34.	Pout	60.0 W	System Information	Total output power
35.	Undershoot Value	151.187 mV	System Information	Theoretical Vout Undershoot Value

#	Name	Value	Category	Description
36.	Vin	24.5 V	System Information	Vin operating point
37.	Vin p-p	485.364 mV	System Information	Peak-to-peak input voltage
38.	Vout	12.0 V	System Information	Operational Output Voltage
39.	Vout Actual	11.989 V	System Information	Vout Actual calculated based on selected voltage divider resistors
40.	Vout Ripple requirement used for Cout calculations	1.0 %	System Information	Custom maximum output ripple requirement that was used for Cout selection(% of Vout).
41.	Vout Tolerance	2.522 %	System Information	Vout Tolerance based on IC Tolerance (no load) and voltage divider resistors if applicable
42.	Vout p-p	12.314 mV	System Information	Peak-to-peak output ripple voltage
43.	Vout transient requirement used for Cout calculations	3.0 %	System Information	Custom Transient voltage change requirement that was used for Cout selection (% of Vout).

## Design Inputs

Name	Value	Description
Iout	5.0	Maximum Output Current
VinMax	24.5	Maximum input voltage
VinMin	23.5	Minimum input voltage
Vout	12.0	Output Voltage
base_pn	LMR51450	Base Product Number
source	DC	Input Source Type
Ta	30.0	Ambient temperature

## WEBENCH® Assembly

### Component Testing

Some published data on components in datasheets such as Capacitor ESR and Inductor DC resistance is based on conservative values that will guarantee that the components always exceed the specification. For design purposes it is usually better to work with typical values. Since this data is not always available it is a good practice to measure the Capacitance and ESR values of  $C_{in}$  and  $C_{out}$ , and the inductance and DC resistance of  $L1$  before assembly of the board. Any large discrepancies in values should be electrically simulated in WEBENCH to check for instabilities and thermally simulated in WebTHERM to make sure critical temperatures are not exceeded.

### Soldering Component to Board


If board assembly is done in house it is best to tack down one terminal of a component on the board then solder the other terminal. For surface mount parts with large tabs, such as the DPAK, the tab on the back of the package should be pre-tinned with solder, then tacked into place by one of the pins. To solder the tab down to the board place the iron down on the board while resting against the tab, heating both surfaces simultaneously. Apply light pressure to the top of the plastic case until the solder flows around the part and the part is flush with the PCB. If the solder is not flowing around the board you may need a higher wattage iron (generally 25W to 30W is enough).

### Initial Startup of Circuit

It is best to initially power up the board by setting the input supply voltage to the lowest operating input voltage 23.5V and set the input supply's current limit to zero. With the input supply off connect up the input supply to  $V_{in}$  and GND. Connect a digital volt meter and a load if needed to set the minimum load of the design from  $V_{out}$  and GND. Turn on the input supply and slowly turn up the current limit on the input supply. If the voltage starts to rise on the input supply continue increasing the input supply current limit while watching the output voltage. If the current increases on the input supply, but the voltage remains near zero, then there may be a short or a component misplaced on the board. Power down the board and visually inspect for solder bridges and recheck the diode and capacitor polarities. Once the power supply circuit is operational then more extensive testing may include full load testing, transient load and line tests to compare with simulation results.

### Load Testing

The setup is the same as the initial startup, except that an additional digital voltmeter is connected between  $V_{in}$  and GND, a load is connected between  $V_{out}$  and GND and a current meter is connected in series between  $V_{out}$  and the load. The load must be able to handle at least rated output power + 50% ( 7.5 watts for this design). Ideally the load is supplied in the form of a variable load test unit. It can also be done in the form of suitably large power resistors. When using an oscilloscope to measure waveforms on the prototype board, the ground leads of the oscilloscope probes should be as short as possible and the area of the loop formed by the ground lead should be kept to a minimum. This will help reduce ground lead inductance and eliminate EMI noise that is not actually present in the circuit.



### Design Assistance

1. Master key : 45076AF7C8794EC6F4699B15A6C86FD7[v1]
2. **LMR51450** Product Folder : <http://www.ti.com/product/LMR51450> : contains the data sheet and other resources.

**Important Notice and Disclaimer**

TI provides technical and reliability data (including datasheets), design resources (including reference designs), application or other design advice, web tools, safety information, and other resources AS IS and with all faults, and disclaims all warranties. These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Providing these resources does not expand or otherwise alter TI's applicable Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with TI products.