Last updated 3 years ago

# **ME2100 User Guide**

From Multi Channel Systems Wiki

## Contents

- 1 Interfaceboard Address Map (Address bits 11-0), Base Address: 0x0000
- 2 SCU Address Map (Address bits 11-0), Base Address SCU 1: 0x8000, SCU 2: 0xC000
- 3 SCU Stimulation Address Map (Address bits 11-0), Base Address SCU 1: 0x9000, SCU 2: 0xD000
- 4 Headstage Address Map (Address bits 10-0) Base Address SCU1: 0xA000, 0xA800, 0xB000, 0xB000; SCU2: 0xE000, 0xE000, 0xF000, 0xF800

# Interfaceboard Address Map (Address bits 11-0), Base Address: 0x0000

#### **General Purpose Registers**

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10 9	)	8	7 6	5 4 3	2 1 0
0x000: Device ID(RO)																									0x0b	= ME21	.00 IFB
0x004: HW/FPGA Version(RO)									HW	//Bo	oard `	Vers	ion				FPC	GA V	Versi	on							
0x008: Configuration(RO)																							C	y2_notCy1		COD P	ins
0x00c: User Config Reg	Re	giste	r for	user	spec	cific	Valu	ie																			

#### **GTP Transceiver Registers**

Register	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11 10	9	8	7 6 5 4 3 2	1	0
0x010: GTP Status(RO)			SCU2 link unlocked	SCU1 link unlocked		SCU2 link up	SCU1 link up
0x014: Error counter (RO)	error counter SCU2	error counter SCU1					
0x014: Error counter reset (WO)	any write resets the error counters						

#### **Power and Reset**

Register	31 30 29 28 27 26 25 24 23	22 21 20 19 18 17 16	15	14 13 12 11	10	9	8	7 6 5 4 3	2	1	0
0x020: Reset											Reset FPGA
0x024: Power enable									SCU 2 power	SCU 1 power	IF analog
0x028: PWM Waveform startup delay		SCU 2 delay		SCU 1 delay				IF delay		,	
0x02c: LED					LED SCU 1/2 and	l IF register r	node enable		LED SCU 1/2	and IF	

### Flash Memory Registers

Register	31	30	29	28	27 26 25	5 24	23 22	21	20 19	18	17 1	6 15	14	13 1	12 11	10	9	8	7 6 5 4 3 2 1 0
0x030: (WO)Flash Instruction Code Register																		Fifo Reset	Instruction Code
0x030: (RO)Flash Status Register																FIFO_empty	FIFO_full	Statemachine busy	Flash Status Register
0x034: Flash Memory Address Register							Flash A	Addres	s										
																		·	

## 16.02.22, 09:50

0x038: Flash Data FIFO Register	256 Data Bytes in 64 DWords to/	from Flash
0x03c: Flash HW configuration Register	Address length (1, 2 or 3 Bytes)	Clock Divider Register (Multiples of 2 divide 38.4 MHz)

## Lock

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0x0f0: Lock other Cypress																															T	Lock

# Trigger for SCU 1

Register	31 30 29 28 27 26 2	25 24 23 22 21 20 19 18 17 16	5   15   14   13   12	11	10	9 8	3	7 6	5	4	3 2	2	1		0
0x100: Trigger CTRL	Trigger update rate							•				7	Trigger idle	Er	nable trigger
0x104: Trigger Configuration			•	Trigge	r rise/fa	ll send se	epera	ite							
0x108: Trigger Status Config				Select status)		status sou	urce	('0'(defa	ult): 1	registe	r reflects	SCU	trigger status, '1'	: register	reflects internal register
0x110: Set Trigger (Write)				Gener	ate trigg	er event,	self	clearing	if tri	gger ri	se/fall ==	= '0'			
0x110: Trigger Event Monitor (Read)				Trigge	r event	bits at ne	xt tr	igger pa	cket t	o SCU					
0x114: Clear Trigger (Write)				Clear '	Trigger	status, on	ıly w	hen trig	ger ri	ise/fall	== '1'				
0x114: Trigger Status Monitor (Read)				Trigge	r status	bits at ne	ext tr	igger pa	cket	to SCU	ſ				
0x120: Trigger Armed				Armed	l (1 bit p	oer trigge	er)								
0x124: Trigger Running				Runni	ng (1 bit	t per trigg	ger)								
0x140: Electrode/Segment ID Trigger 0		Segment/Trigger ID					I	Electrode	cont	fig ID					
0x141: Electrode/Segment ID Trigger 1		Segment/Trigger ID					I	Electrode	cont	fig ID					
0x142: Electrode/Segment ID Trigger 2		Segment/Trigger ID					I	Electrode	cont	fig ID					
0x143: Electrode/Segment ID Trigger 3		Segment/Trigger ID					I	Electrode	cont	fig ID					
0x144: Electrode/Segment ID Trigger 4		Segment/Trigger ID					I	Electrode	con	fig ID					
0x145: Electrode/Segment ID Trigger 5		Segment/Trigger ID					I	Electrode	con	fig ID					
0x146: Electrode/Segment ID Trigger 6		Segment/Trigger ID					I	Electrode	con	fig ID					
0x147: Electrode/Segment ID Trigger 7		Segment/Trigger ID					I	Electrode	con	fig ID					
0x148: Electrode/Segment ID Trigger 8		Segment/Trigger ID					I	Electrode	con	fig ID					
0x149: Electrode/Segment ID Trigger 9		Segment/Trigger ID					I	Electrode	con	fig ID					
0x14a: Electrode/Segment ID Trigger 10		Segment/Trigger ID					I	Electrode	con	fig ID					
0x14b: Electrode/Segment ID Trigger 11		Segment/Trigger ID					F	Electrode	con	fig ID					

# Trigger for SCU 2

Register	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12	11	10	9 8	7	6	5	4	3	2	1	0
0x200: Trigger CTRL	Trigger update rate											Trigger idle	Enable trigger
0x204: Trigger Configuration			Trigger 1	rise/fall s	send se	perate							

0x208: Trigger Status Config		Select trigger status sour status)	rce ('0'(default): register reflects SCU trigger status, '1': register reflects internal register
0x210: Set Trigger (Write)		Generate trigger event, s	elf clearing if trigger rise/fall == '0'
0x210: Trigger Event Monitor (Read)		Trigger event bits at nex	t trigger packet to SCU
0x214: Clear Trigger (Write)		Clear Trigger status, only	y when trigger rise/fall == '1'
0x214: Trigger Status Monitor (Read)		Trigger status bits at nex	t trigger packet to SCU
0x220: Trigger Armed		Armed (1 bit per trigger)	
0x224: Trigger Running		Running (1 bit per trigge	rr)
0x240: Electrode/Segment ID Trigger 0	Segment/Trigger ID		Electrode config ID
0x241: Electrode/Segment ID Trigger 1	Segment/Trigger ID		Electrode config ID
0x242: Electrode/Segment ID Trigger 2	Segment/Trigger ID		Electrode config ID
0x243: Electrode/Segment ID Trigger 3	Segment/Trigger ID		Electrode config ID
0x244: Electrode/Segment ID Trigger 4	Segment/Trigger ID		Electrode config ID
0x245: Electrode/Segment ID Trigger 5	Segment/Trigger ID		Electrode config ID
0x246: Electrode/Segment ID Trigger 6	Segment/Trigger ID		Electrode config ID
0x247: Electrode/Segment ID Trigger 7	Segment/Trigger ID		Electrode config ID
0x248: Electrode/Segment ID Trigger 8	Segment/Trigger ID		Electrode config ID
0x249: Electrode/Segment ID Trigger 9	Segment/Trigger ID		Electrode config ID
0x24a: Electrode/Segment ID Trigger 10	Segment/Trigger ID		Electrode config ID
0x24b: Electrode/Segment ID Trigger 11	Segment/Trigger ID		Electrode config ID

# Analog Data Filter ?? (not yet available)

Register 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

# Digital IO configuration

Register	31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10	9 8 7 6 5 4 3 2 1 0
0x400: Digital single pulse	bits can only be set here, and will be cleared after the time defined in Digital single pulse duration	on 1 4
0x404: Digital single pulse duration 1	Duration of Digital Data in multiple of 20 us for Pulse Register bits 0 to 7	
0x408: Digital single pulse duration 2	Duration of Digital Data in multiple of 20 us for Pulse Register bits 8 to 15	
0x40c: Digital single pulse duration 3	Duration of Digital Data in multiple of 20 us for Pulse Register bits 16 to 23	
0x410: Digital single pulse duration 4	Duration of Digital Data in multiple of 20 us for Pulse Register bits 24 to 31	
0x420: Digital periodic pulse generator 1 period		Sample period
0x421: Digital periodic pulse generator 2 period		Sample period
0x422: Digital periodic pulse generator 3 period		Sample period
0x423: Digital periodic pulse generator 4 period		Sample period

0x424: Digital periodic pulse generator 1 length			Pulse leng	gth	
0x425: Digital periodic pulse generator 2 length			Pulse leng	gth	
0x426: Digital periodic pulse generator 3 length			Pulse leng	gth	
0x427: Digital periodic pulse generator 4 length			Pulse leng	gth	
0x428: Digital periodic pulse generator 1 config			Mode*	Dig	gital IN bit select
0x429: Digital periodic pulse generator 2 config			Mode*	Dig	gital IN bit select
0x42a: Digital periodic pulse generator 3 config			Mode*	Dig	gital IN bit select
0x42b: Digital periodic pulse generator 4 config			Mode*	Dig	gital IN bit select
0x440: Digital stimulator clear write pointer					channel (015)
0x444: Digital stimulator channel memory select (WO)		memory location			channel
0x448: Digital Stimulator channel data (WO)	Append data to current selected channel (selected via Digital stim	ulator channel memory select	t register 3:	0)	
0x448: Digital Stimulator channel data (RO)	Read data from selected channel (selected via Digital stimulator c	hannel memory select registe	r 3:0)		
0x44c: Digital Stimulator start slope	mask	slope (0: falling, 1: rising	g)		
0x450: Digital Stimulator stop slope	mask	slope (0: falling, 1: rising	g)		
0x454: Digital Stimulator global repeat		per channel 1 bit (0: sing	le, 1: loop)		
0x480: Feedback data	Feedback data	,			
0x4a0: Data to Data Stream					
0x4a4: Mask for 'Digital Data-Stream'					
0x4b0: AUX data OUT					AUX data
0x4b4: AUX data IN					AUX data
0x4b8: AUX data direction					0: Input, 1: Output
0x4d0: Digital OUT port (RO)	Data				,
0x4d4: Digital IN port (RO)	Data				
0x4d8: Direction of digital port	1: Input, 0: Output				
0x4dc: Digital port interrupt enable	1: Interrupt enabled, affects only inputs, 0: Interrupt disabled				

## \*Mode:

bit function 0 0: disabled, 1: enabled 1 0: start on "DACQ Start", 1: start on "DACQ Start" AND selected 'Digital IN bit'

## **Digital Data Configuration**

Register	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6	5	4	3	2	1	0
0x500: Digital data delay					Numb	er of sw	eeps to	delay tl	ne digit	al data
0x540: Digital mux source target config	source Code*	source bit select*	target Code**	targe	t bit sel	ect**				
0x544: Digital mux source read prepare (WO)	don't care		target**	targe	t bit sel	ect**				

<sup>\*</sup>Source Code and bits:

[			
source Code	Source Numb	ber of bits	source bit select
IFB			
0×00	Digital In	32	0 - 31
0x01	Digital Single Pulse F	Reg 32	0 - 31
0x02	Feedback	32	0 - 31
0x03	Aux Data In	2	0 - 1
	Fix 0	1	2
	Fix 1	1	3
	DACQ is running	4	4 - 7 legacy, only 2 devices here, do not use for future SW implementations
	Digital Peri. Pulse Ge	en. 8	8 - 15
1	Digital Out Stimul.	16	16 - 31
0x04	Digital Data Reg.	32	0 - 31
0x05	DACQ is running	8	0 - 7
SCU 1/2 (SCU	1: 0x40-0x7F, SCU 2: 6	0x80-0xBF)	
0x40/0x80	Trigger Status 0 - 11	24	0 - 23
0x42/0x82	Sideband data 0	16	0 - 15
0x43/0x83	Sideband data 1	16	0 - 15
0x44/0x84	Sideband data 2	16	0 - 15
0x45/0x85	Sideband data 3	16	0 - 15
0x46/0x86	Sideband data 4	16	0 - 15
0x47/0x87	Sideband data 5	16	0 - 15
0x48/0x88	Sideband data 6	16	0 - 15
0x49/0x89	Sideband data 7	16	0 - 15
0x4A/0x8A	Sideband data 8	16	0 - 15
0x4B/0x8B	Sideband data 9	16	0 - 15
0x4C/0x8C	Sideband data 10	16	0 - 15
0x4D/0x8D	Sideband data 11	16	0 - 15

# \*\* Target Code and bits:

arget Code	Target Numb	er of bits	target bit select
0x0	Trigger for STGs on SCU	1 32	0 - 31
0x1	Trigger for STGs on SCU	2 32	0 - 31
0x2	Dig Out	32	0 - 31
0x3	Digital MUX Stream S0	32	0 - 31
0x4	Digital MUX Stream S1	32	0 - 31
0x5	Trigger for DACQ Start	32	0 - 31
0x6	Digital Out Stimulator	32	0 - 31
0x7-0xFF	Reserved		

## **Sweep Stream Select**

Register	31 30 29	28	27 2	6 25	24	23 2	2 21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5 4 3	3 2	1	0
0x600: Data stream enable															digital	DSP	DAC	Analog	ADC					SCU2 link unlocked	SCU1 link unlocked
0x604: FIFO control 0 -> DACQ path reset																									

#### Audio DAC

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5	4 3	2	1 0
0x700: Right audio channel							Source (DSP, IF, HS2, HS1)*										Channel												
0x704: Left audio channel		Sec	tion	0 to	127								Source	(DSP, 1	F, HS2,	HS1)*						Char							
0x710: Right attenuation	x710: Right attenuation																						Att	enua	tion				
0x714: Right attenuation																										Att	enua	tion	

<sup>\*</sup>Source: Source decoding:

```
0: No source
1: H50
5: H51
9: IF
C: DSP(bits 23 - 0)
```

# **Data Stream Select Registers**

Register	31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16	15 14 13 12 11 10 9	8	7 6	5	5 .	3	2	1	0
0x800: Downsampling device 0				Perce	entage of	f full data	rate		•	
0x801: Downsampling device 1				Perce	entage of	full data	rate			
0x802: Downsampling device 2				Perce	entage of	full data	rate			
0x803: Downsampling device 3				Perce	entage of	f full data	rate			
0x804: Start devices							Device 3	Device 2	Device 1	Device 0
0x808: Stop devices							Device 3	Device 2	Device 1	Device 0
0x80c: Reset devices							Reset Dev. 3	Reset Dev. 2	Reset Dev. 1	Reset Dev. 0
0x818: Number of highest DSP Channel requested by any Cypress(RO)	0 for no DSP channel									
0x81c: Channel select device 0	Data source device*	(Sub-Group)/Segment select within	data dev	rice						
0x81d: Channel select device 1	Data source device*	(Sub-Group)/Segment select within	data dev	rice						
0x81e: Channel select device 2	Data source device*	(Sub-Group)/Segment select within	data dev	rice						
0x81f: Channel select device 3	Data source device*	(Sub-Group)/Segment select within	data dev	rice						
0x820: Channel Select device 0	Channel 0 to 31 for selected source and group									
0x821: Channel Select device 1	Channel 0 to 31 for selected source and group									
0x822: Channel Select device 2	Channel 0 to 31 for selected source and group									
0x823: Channel Select device 3	Channel 0 to 31 for selected source and group									
0x824: Channel Select device 0	Channel 32 to 63 for selected source and group									
0x825: Channel Select device 1	Channel 32 to 63 for selected source and group									
0x826: Channel Select device 2	Channel 32 to 63 for selected source and group									
0x827: Channel Select device 3	Channel 32 to 63 for selected source and group									
0x828: Channel Select device 0	Channel 64 to 95 for selected source and group									
0x829: Channel Select device 1	Channel 64 to 95 for selected source and group									
0x82a: Channel Select device 2	Channel 64 to 95 for selected source and group									
0x82b: Channel Select device 3	Channel 64 to 95 for selected source and group									
0x82c: Channel Select device 0	Channel 96 to 127 for selected source and group									
0x82d: Channel Select device 1	Channel 96 to 127 for selected source and group									
0x82e: Channel Select device 2	Channel 96 to 127 for selected source and group									
0x82f: Channel Select device 3	Channel 96 to 127 for selected source and group									
0x830: Channel Select device 0	Channel 128 to 159 for selected source and group									
0x831: Channel Select device 1	Channel 128 to 159 for selected source and group									
0x832: Channel Select device 2	Channel 128 to 159 for selected source and group									

0x833: Channel Select device 3	Channel 128 to 159 for selected source and group					
0x834: Channel Select device 0	Channel 160 to 191 for selected source and group					
0x835: Channel Select device 1	Channel 160 to 191 for selected source and group					
0x836: Channel Select device 2	Channel 160 to 191 for selected source and group					
0x837: Channel Select device 3	Channel 160 to 191 for selected source and group					
0x838: Channel Select device 0	Channel 192 to 223 for selected source and group					
0x839: Channel Select device 1	Channel 192 to 223 for selected source and group					
0x83a: Channel Select device 2	Channel 192 to 223 for selected source and group					
0x83b: Channel Select device 3	Channel 192 to 223 for selected source and group					
0x83c: Channel Select device 0	Channel 224 to 255 for selected source and group					
0x83d: Channel Select device 1	Channel 224 to 255 for selected source and group					
0x83e: Channel Select device 2	Channel 224 to 255 for selected source and group					
0x83f: Channel Select device 3	Channel 224 to 255 for selected source and group					
0x870: Data format device 0			Volta mode	ge range in 16 bit	Data mode***	
0x871: Data format device 1			Volta mode	ge range in 16 bit	Data mode***	
0x872: Data format device 2			Volta mode	ge range in 16 bit	Data mode***	
0x873: Data format device 3			Volta	ge range in 16 bit	Data mode***	
0x880: Filter Data Select Register device 0		send IFB Filtered data		send HS2 Filtered data		send HS1 Filtered data
0x881: Filter Data Select Register device 1		send IFB Filtered data		send HS2 Filtered data		send HS1 Filtered data
0x882: Filter Data Select Register device 2		send IFB Filtered data		send HS2 Filtered data		send HS1 Filtered data
0x883: Filter Data Select Register device 3		send IFB Filtered data		send HS2 Filtered data		send HS1 Filtered data

# \*Data source:

[				
Source:	Code:	Segment from/to:	bits:	
SCU 1	0x1	0	0 to 255	-> 256 channels per Headstage
SCU 2	0x5	0	0 to 255	-> 256 channels per Headstage
IF	0x9	0	0 to 7	-> 8 ADC channels
Reserved for an	alog 0xA	0 to 1(0: HS1, 1: HS2)	0 to 31	-> 0 to 31
STG DAC Data	0xB	0 to 1(0: HS1, 1: HS2)	0 to 11	-> DAC 0 to 11
DSP	0xC	0 to 7	0 to 255	-> 256 32 bit Channels
Digital Data	0xD	0 to 4(1/2: HS1, 3/4: HS2)	0 to 11/63	-> 14 32bit Vector***
Reserved	0xE	0		
1				

# \*\* Voltage Range:

```
bit 07 06 05 04 Description:
16 bit mode 0 0 0 0 Bits 31 (sign) & 14 downto 0
16 bit mode 0 0 0 1 Bits 31 (sign) & 15 downto 1
```

```
16 bit mode
                          Bits 31 (sign) & 16 downto 2
             0 0 1 0
16 bit mode
             0 0 1 1 Bits 31 (sign) & 17 downto 3
16 bit mode
             0 1 0 0 Bits 31 (sign) & 18 downto 4
             0 1 0 1
16 bit mode
                           Bits 31 (sign) & 19 downto 5
16 bit mode
             0 1 1 0 Bits 31 (sign) & 20 downto 6
16 bit mode
            0 1 1 1 Bits 31 (sign) & 21 downto 7
16 bit mode
            1 0 0 0 Bits 31 (sign) & 22 downto 8
```

# \*\*\*Data mode:

# \*\*\*\*\*Digital Data 32bit vector:

```
Segment 0: (IFB Dig Data)
'Bits: Data Source:
0, 1 Digital MUX Stream S0 (to be used on USB Port A)
2, 3 Digital MUX Stream S1 (to be used on USB Port B)
4, 5 Digital In
6, 7 Digital Out
8, 9 Feedback Register
10, 11 Digital Register
       Aux Input and Dig Periodig Pulse
12
       Digital Generator/Stimulator
Segment 1: (SCU 1 Sideband Data)
Bits: Data Source:
0, 1 Sideband Vector 0
2. 3 Sideband Vector
4, 5 Sideband Vector
6, 7 Sideband Vector
8 9 Sidehand Vector 4
10, 11 Sideband Vector 5
12, 13 Sideband Vector 6
14, 15 Sideband Vector 7
16, 17 Sideband Vector 8
18, 19 Sideband Vector 9
20, 21 Sideband Vector 10
22, 23 Sideband Vector 11
Segment 2: (SCU 1 Trigger Status)
Bits: Data Source:
0 Trigger 0 status
2 Trigger 1 status
4 Trigger 2 status
6 Trigger 3 status
8 Trigger 4 status
10 Trigger 5 status
12 Trigger 6 status
14 Trigger 7 status
16 Trigger 8 status
18 Trigger 9 status
20 Trigger 10 status
22 Trigger 11 status
Segment 3: (SCU 2 Sideband Data)
Bits: Data Source:
0, 1 Sideband Vector 0
2, 3 Sideband Vector
4, 5 Sideband Vector 2
      Sideband Vector 3
8, 9 Sideband Vector 4
```

10,	11	Side	eband	l Ve	ctor	5	
12,	13	Side	eband	l Ve	ctor	6	
14,	15	Side	eband	l Ve	ctor	7	
			eband				
			eband				
			eband				
			eband				
,							
1							
Segr	nent	4.	(SCII	2 T	rigge	or (	Status
i ce			(300		-66		Jeacas
i Di+	г	12+2	Sour				
1010	Tni.	aca acan	30ui	·	_		
10	11.18	gger.	0 50	atu	5		
12	Irı	gger	1 st	atu	S		
4	Tri	gger	2 st	atu	S		
6	Trig	gger	3 st	atu	s		
8	Trig	gger	0 st 1 st 2 st 3 st 4 st	atu	s		
10	Trig	gger	5 st	atu	s		
12	Tri	gger	6 st	atu	s		
14	Tri	gger	7 st	atu	s		
16	Tri	gger	8 st	atu	s		
18	Tri	gger	9 st	atu	s		
20			10 s				
22			11 s				
1	-6	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,					

### **DSP Interface Registers**

Register	31 30 29 28 27 26	25 24 23 22 21 20	19 18	17	16	15 14 13 12	11 10	9	8	7	6	5	4	3	2	1	0
0xb00: DSP Indata CTRL Register			· ·		•				Int En		•	•		•	•	Clear Fifo Flags(WO)	Reset Fifo(WO)
0xb04: DSP Outdata CTRL Register									Int En							Clear Fifo Flags(WO)	Reset Fifo(WO)
0xb08: DSP In Fifo Status Flags(RO)										overflow occured	overflow	full	progr. full	progr. empty	empty	underflow	underflow occured
0xb0c: DSP Out Fifo Status Flags(RO)										overflow occured	overflow	full	progr. full	progr. empty	empty	underflow	underflow occured
0xb10: DSP Indata Threshold Register		Fifo full TH						Fifo emp	pty TH								
0xb14: DSP Outdata Threshold Register		Fifo full TH						Fifo emp	pty TH	(insert amo	ount of tran	smit data	here)				
0xb18: DSP Indata Channel Info(RO)	Configured channels, de	tected after a full sweep, r	eread if 0														
0xb20: DSP Boot conf. Register			Bootmo	de				Reset	POR								
0xb24: DSP Mailbox CTRL Register									Int En								
0xb28: DSP Mailbox Info Register							Last use	ed Addres	ss at wri	ite to Maill	oox Memor	у					
0xb30: DSP Streamdata CTRL Register				Keep last Streamdata	Enable Streaming				Int En							Clear Fifo Flags(WO)	Reset Fifo(WO)
0xb34: DSP Stream Fifo Status Flags(RO)										overflow occured	overflow	full	progr. full	progr. empty	empty	underflow	underflow occured

0xb38: I2C Bus CTRL Register		Connect DSP I2C Bus with USB B I2C BUS	Connect DSP I2C Bus with USB A I2C BUS
0xb40: Filter Data Select Register	send IFB HS2 Filtered data send data	send HS1 Filtered data	
0xb81: Indata Enable: Headstage 1			256 channels
0xb85: Indata Enable: Headstage 2			256 channels
0xb89: Indata Enable: IFB Analog			8 channels
0xb8b: Indata Enable: STG DAC Data		12 HS 2 channels*	12 HS 1 channels*
0xb8d: Indata Enable: Digital Data	18 HS 2 Trig. Stat. channels* channels* 18 HS 2 Trig. Stat.	18 HS 1 SBS channels*	8 IFB channels*
0xb8f: Indata Enable: Tail Data			6 channels*

### \*Data source details:

for more details see Data Stream Select Register Description food notes at address 0x800

# Filter Registers

Register	31 30 29	28 27 26	25 24 23	3 22 21	20 19	18 17	6 15	14	13	12	11	10	9 8	7 6	5 5	4 3 2	1	0
0xc00: HS1 Data Filter 1 coefficent b[0]	Filter coefficent b	0] as Q1.16	alue						0 to	exter	nd coe	fficie	ent to	Q1	30			
0xc02: HS1 Data Filter 1 coefficent b[1]	Filter coefficent b	1] as Q1.16	alue						0 to	exter	nd coe	fficie	ent to	Q1	30			
0xc03: HS1 Data Filter 1 coefficent a[1]	Filter coefficent a	1] as Q1.30 v	alue (Q1.33	together v	ith lowe	r bits reg	ster)											
0xc04: HS1 Data Filter 1 coefficent b[2]	Filter coefficent b	2] as Q1.16 v	alue						0 to	exter	nd coe	fficie	ent to	Q1	30			
0xc05: HS1 Data Filter 1 coefficent a[2]	Filter coefficent a	2] as Q1.30 v	alue (Q1.33	together v	ith lowe	r bits reg	ster)											
0xc06: HS1 Data Filter 1 coefficent lower bits	lower bits of a[2]						lowe	er bits o	of a[1]	] [								
0xc07: HS1 Data Filter 1 control							·											Enable Filter
0xc08: HS1 Data Filter 2 coefficent b[0]	Filter coefficent b	0] as Q1.16	alue						0 to	exter	nd coe	fficie	ent to	Q1	30			
0xc0a: HS1 Data Filter 2 coefficent b[1]	Filter coefficent b	1] as Q1.16 v	alue						0 to	exter	nd coe	fficie	ent to	Q1	30			
0xc0b: HS1 Data Filter 2 coefficent a[1]	Filter coefficent a	1] as Q1.30 v	alue (Q1.33	3 together v	ith lowe	r bits reg	ster)											
0xc0c: HS1 Data Filter 2 coefficent b[2]	Filter coefficent b	2] as Q1.16	alue						0 to	exter	nd coe	fficie	ent to	Q1	30			
0xc0d: HS1 Data Filter 2 coefficent a[2]	Filter coefficent a	2] as Q1.30 v	alue (Q1.33	3 together v	ith lowe	r bits reg	ster)		,									
0xc0e: HS1 Data Filter 2 coefficent lower bits	lower bits of a[2]						lowe	r bits o	of a[1]	]								

				•			
0xc0f: HS1 Data Filter 2 control							Enable Filter
0xc10: HS1 Data Filter 3 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc12: HS1 Data Filter 3 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc13: HS1 Data Filter 3 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	21.33 together with lower bi	ts register)				
0xc14: HS1 Data Filter 3 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc15: HS1 Data Filter 3 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	1.33 together with lower bi	ts register)				
0xc16: HS1 Data Filter 3 coefficent lower bits	lower bits of a[2]		lower bits	of a[1]			
0xc17: HS1 Data Filter 3 control			•				Enable Filter
0xc18: HS1 Data Filter 4 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc1a: HS1 Data Filter 4 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc1b: HS1 Data Filter 4 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	1.33 together with lower bi	ts register)	•			
0xc1c: HS1 Data Filter 4 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc1d: HS1 Data Filter 4 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	21.33 together with lower bi	ts register)	'			
0xc1e: HS1 Data Filter 4 coefficent lower bits	lower bits of a[2]		lower bits	of a[1]			
0xc1f: HS1 Data Filter 4 control			'				Enable Filte
0xc34: HS1 highpass filter frequency	Corner frequency of highpass filter in	mHz					
0xc35: HS1 highpass filter information	filter order	band: highpass	family			1: software filter	enabled
0xc38: HS1 lowpass filter frequency	Corner frequency of lowpass filter in n	ıHz	'			'	
0xc39: HS1 lowpass filter information	filter order	band: lowpass	family			1: software filter	enabled
0xc40: HS2 Data Filter 1 coefficent b[0]	Filter coefficent b[0] as Q1.16 value		'	0 to extend coefficient to	Q1.30	'	
0xc42: HS2 Data Filter 1 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc43: HS2 Data Filter 1 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	21.33 together with lower bi	ts register)				
0xc44: HS2 Data Filter 1 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc45: HS2 Data Filter 1 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	21.33 together with lower bi	ts register)				
0xc46: HS2 Data Filter 1 coefficent lower bits	lower bits of a[2]		lower bits	of a[1]			
0xc47: HS2 Data Filter 1 control			'	'			Enable Filter
0xc48: HS2 Data Filter 2 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc4a: HS2 Data Filter 2 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc4b: HS2 Data Filter 2 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	21.33 together with lower bi	ts register)				
0xc4c: HS2 Data Filter 2 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc4d: HS2 Data Filter 2 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	21.33 together with lower bi	ts register)				
0xc4e: HS2 Data Filter 2 coefficent lower bits	lower bits of a[2]		lower bits	of a[1]			
0xc4f: HS2 Data Filter 2 control	<u> </u>						Enable Filter
0xc50: HS2 Data Filter 3 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc52: HS2 Data Filter 3 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc53: HS2 Data Filter 3 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	11 22 to coth on swith lossean hi	ta maniatan)	•			

•				•			
0xc54: HS2 Data Filter 3 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc55: HS2 Data Filter 3 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	1.33 together with lower b	its register)				
0xc56: HS2 Data Filter 3 coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]			
0xc57: HS2 Data Filter 3 control							Enable Filter
0xc58: HS2 Data Filter 4 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc5a: HS2 Data Filter 4 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc5b: HS2 Data Filter 4 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	1.33 together with lower b	its register)				
0xc5c: HS2 Data Filter 4 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc5d: HS2 Data Filter 4 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	1.33 together with lower b	its register)				
0xc5e: HS2 Data Filter 4 coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]			
0xc5f: HS2 Data Filter 4 control	·			•			Enable Filter
0xc74: HS2 highpass filter frequency	Corner frequency of highpass filter in n	nHz					
0xc75: HS2 highpass filter information	filter order	band: highpass	family			1: software filter	enabled
0xc78: HS2 lowpass filter frequency	Corner frequency of lowpass filter in m	ıHz					
0xc79: HS2 lowpass filter information	filter order	band: lowpass	family			1: software filter	enabled
0xc80: IFB Data Filter 1 coefficent b[0]	Filter coefficent b[0] as Q1.16 value		•	0 to extend coefficient to	Q1.30		
0xc82: IFB Data Filter 1 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc83: IFB Data Filter 1 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	1.33 together with lower b	its register)				
0xc84: IFB Data Filter 1 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc85: IFB Data Filter 1 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	1.33 together with lower b	its register)				
0xc86: IFB Data Filter 1 coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]			
0xc87: IFB Data Filter 1 control			•	•			Enable Filter
0xc88: IFB Data Filter 2 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc8a: IFB Data Filter 2 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc8b: IFB Data Filter 2 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	1.33 together with lower b	its register)	,			
0xc8c: IFB Data Filter 2 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc8d: IFB Data Filter 2 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	1.33 together with lower b	its register)	,			
0xc8e: IFB Data Filter 2 coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]			
0xc8f: IFB Data Filter 2 control			'	·			Enable Filter
0xc90: IFB Data Filter 3 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc92: IFB Data Filter 3 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc93: IFB Data Filter 3 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	1.33 together with lower b	its register)	,			
0xc94: IFB Data Filter 3 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc95: IFB Data Filter 3 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	1.33 together with lower b	its register)	•			
0xc96: IFB Data Filter 3 coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]			
0xc97: IFB Data Filter 3 control			•	·			Enable Filter

L	1						
0xc98: IFB Data Filter 4 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc9a: IFB Data Filter 4 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc9b: IFB Data Filter 4 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q1	1.33 together with lower bits registe	er)				
0xc9c: IFB Data Filter 4 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0xc9d: IFB Data Filter 4 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q1	1.33 together with lower bits registe	er)	,			
0xc9e: IFB Data Filter 4 coefficent lower bits	lower bits of a[2]		lower bits o	f a[1]			
0xc9f: IFB Data Filter 4 control							Enable Filter
0xcb4: IFB highpass filter frequency	Corner frequency of highpass filter in m	ıHz					
0xcb5: IFB highpass filter information	filter order	band: highpass	family			1: software filter	enabled
0xcb8: IFB lowpass filter frequency	Corner frequency of lowpass filter in ml	Hz					
0xcb9: IFB lowpass filter information	filter order	band: lowpass	family			1: software filter	enabled

### Mini DMA

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	3	2	1	0
0xe00: DMA control																														DMA active	DMA start
0xe04: DMA start address																	Sta	rt ad	dres	ss											
0xe08: DMA counter																						Со	unte	er							

#### Mini DMA command overview:

Command Bit 31 to 24 Bit 23 to 0 Description
SDTA 0x01 register address Store next data to register address
DATA Data Data Data expected after SDTA command
STP 0xFF (anything) Stop DMA

## **EEPROM Registers**

Register	31	30	29	28	27 2	6 25	24 2	23 22	2 21	20 19	18	17 10	6 15	14	13	12 11	10		9	8	7 6 5 4 3 2 1 0
0xf00: (WO)EEPROM Instruction Code Register																				Fifo Reset	Instruction Code
0xf00: (RO)EEPROM Status Register																	FIFO_em	pty	FIFO_full	Statemachine busy	Flash Status Register
0xf04: EEPROM Memory Address Register							]	Flash .	Addres	s											
0xf08: EEPROM Data FIFO Register	256 Da	ta Bytes	in 64 DV	Words to	o/from I	Flash															
0xf0c: EEPROM HW configuration Register	Addres	s length (	(1, 2 or 3	Bytes)	Clock	Divid	er Re	gister	(Multip	oles of	2 divi	de 38.	4 MH	(z)							
0xf10: EEPROM Offset Register	Offset 1	for reads	and writ	tes to th	e EEpro	m															
0xf14: EEPROM Size Register	Size of	the EEpi	om Blo	ck avail	able for	this In	nage														

## **Multiboot Configuration**

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	0 9	8	7	6	5	4	3 2	2	1	0
0xf80: FPGA GENERAL 2																	GE	NEF	RAL	2 da	ata											
0xf84: FPGA GENERAL 5																	GE!	NEF	RAL	5 da	ata											

0xf90: direct connection to FPGA SPI Flash		Cypr	ress number (0 = none)
0xf94: Config EEprom Base		base address of config eeprom	
0xf98: FX3-USB Bootstrap Firmware		Firmware Version of FX3 Bootstrap code this USB Port	t
0xf9c: FX3-USB Bootstrap Firmware other port		Firmware Version of FX3 Bootstrap code on other USB	3 Port
0xfb0: Message to other Cypress	A write will cause an interrupt on the other Cypress, with a read you	can check is it is read already	
0xfb4: Read Only: Message from other Cypress	Each bit which is set will be reset on read		

# SCU Address Map (Address bits 11-0), Base Address SCU 1: 0x8000, SCU 2: 0xC000

# **General Purpose Registers**

Register	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15   14   13   12   11   10   9   8	7 6 5 4	3 2 1 0
0x000: Device ID			0x0c = ME2100 SC	CU
0x001: Serial number low	lower 32 bit of SCU serial number, read as 4 ASCII bytes			
0x002: Serial number high	higher 32 bit of SCU serial number, read as 4 ASCII bytes			
0x004: FPGA Version		FPGA firmware version		
0x008: PCA Configuration			Assembly Version	PCB Revision

## **GTP Transceiver Registers**

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6 5	5 4	1	3 2	2 1	0
0x010: Port Status																															Link Up
0x014: Error Count																	CR	C Er	ror (	Coun	it, re	set o	n w	rite							

# Reset Registers

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 (	6	5	4	3	2	1	0
0x020: Reset																																Reset

## Flash Memory Registers

Register	31	30	29	28	27	26 25	24 2	3 22 21	1 20 1	9 18 17	16 15	14 13	12 11	10	9	8	7 6 5 4 3 2 1 0
0x030: (WO)Flash Instruction Code Register																Fifo Reset	Instruction Code
0x030: (RO)Flash Status Register														FIFO_empty	FIFO_full	Statemachine busy	Flash Status Register
0x034: Flash Memory Address Register							F	lash Add	ress								
0x038: Flash Data FIFO Register	256 Da	ta Bytes	in 64 D	Words 1	to/fron	n Flash											
0x03c: Flash HW configuration Register	Addres	s length	(1, 2 or	3 Bytes	s) Clo	ock Divid	ler Reg	gister (Mu	ltiples o	f 2 divide	38.4 MH	(z)					

# **EEPROM Registers**

Register	31	30	29	28	27	26 2	5 24	1 23	22	21 20	19	18	17 16	15	14	13 12	2 11	10	9	8	7 6 5 4 3 2 1 0
0x040: (WO)EEPROM Instruction Code Register																				Fifo Reset	Instruction Code

0x040: (RO)EEPROM Status Register				FIFO_empty	FIFO_full	Statemachine busy	Flash Status Register
0x044: EEPROM Memory Address Register			Flash Address				
0x048: EEPROM Data FIFO Register	256 Data Bytes in 64 DWords to/	from Flash/					
0x04c: EEPROM HW configuration Register	Address length (1, 2 or 3 Bytes)	Clock Divider R	egister (Multiples of 2 divide 38.4 MHz)				

#### Mini DMA

Register	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16	15 14 13 12 11	10 9	8	7 6 5 4 3 2	1	0
0x050: DMA control				Trigger Headstage Register Scan		DMA active	DMA start
0x054: DMA start address		Start address					
0x055: DMA SN start address		Serial Number Start	rt address				
0x058: DMA counter			Counte	er			
0x058: DMA SN counter			Serial 1	Number Counter			

#### Mini DMA command overview:

Command Bit 31 to 24 Bit 23 to 0 Description
SDTA 0x01 register address Store next data to register address
DATA Data Data Data oxpected after SDTA command

# **ADC Hardware Property**

STP

Register	31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4	3 2 1 0
0x100: Number of detection electrodes	256 Electrodes	
0x104: Device Configuration		Headstage Link Status
0x110: ADC Range	ADC range (0x00231860 = 2300 mV)	
0x114: ADC Resolution	ADC Resolution (0x80000112 = 274 nV/bit)	
0x118: ADC Bit Resolution	ADC Resolution in bits (0x00000018 = 24 bit)	
0x11c: Gain	Gain of the DACQ System (0x80002710 = gain 10.0)	
0x120: Limitations	Limitaions of this System can be written here	
0x130: Max Sampling Frequency	Maximum Frequenzy that is allowed to be set at configuration for the user (0x0000C350 = 50 kHz)	

#### ADC Data Manipulation, Reference Electrode configuration

(anything)

Register	31 30 29 28 27 26 25 24 23 22 21 20 19 18	17 16	15 14 13 12 11 10 9 8 7 6 5 4 3 2	1 0
0x200: Reference Electr. Control HS1		HW Reference Electrode Select*		HW Reference Mux Enable
0x201: Reference Electr. Control HS2		HW Reference Electrode Select*		HW Reference Mux Enable
0x202: Reference Electr. Control HS3		HW Reference Electrode Select*		HW Reference Mux Enable
0x203: Reference Electr. Control HS4		HW Reference Electrode Select*		HW Reference Mux Enable
0x210: Reference Electr. Mode HS1			[ :	SW Reference Electrode Mode**
0x211: Reference Electr. Mode HS2				SW Reference Electrode Mode**

0x212: Reference Electr. Mode HS3		SW	Reference Electrode Mode**	
0x213: Reference Electr. Mode HS4		SW	Reference Electrode Mode**	
0x220: Reference Electr. Electr. Select HS1	SW Reference		W Reference Electrode Select(0 to 63)	
0x221: Reference Electr. Electr. Select HS2	SW R	SW Reference Electrode Select(0 to 63)		
0x222: Reference Electr. Electr. Select HS3	SW R	SW Reference Electrode Select(0 to 63)		
0x223: Reference Electr. Electr. Select HS4	SW R	Reference F	Electrode Select(0 to 63)	

# \*HW electrode MUX Settings (one Based):

0x0: Electrode 8 0x1: Electrode 16 0x2: Electrode 24 0x3: Electrode 32

# \*\*Subtraction Behaviour:

01: Subtract all electrodes from Reference Electrode exept selected SW Reference Electrode
10: Subtract only Reference Electrode from selected SW Reference Electrode
11: Subtract all electrodes from selected SW Reference Electrode

#### **Protection Switch Registers**

Register	31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1   0
0x300: Enable protection switches	Electrode 32 to 1*
0x301: Enable protection switches	Electrode 64 to 33*
0x302: Enable protection switches	Electrode 96 to 65*
0x303: Enable protection switches	Electrode 128 to 97*
0x304: Enable protection switches	Electrode 160 to 129*
0x305: Enable protection switches	Electrode 192 to 161*
0x306: Enable protection switches	Electrode 224 to 193*
0x307: Enable protection switches	Electrode 256 to 225*
0x380: Open amplifier protection switch while blanking	Electrode 32 to 1**
0x381: Open amplifier protection switch while blanking	Electrode 64 to 33**
0x382: Open amplifier protection switch while blanking	Electrode 96 to 65**
0x383: Open amplifier protection switch while blanking	Electrode 128 to 97**
0x384: Open amplifier protection switch while blanking	Electrode 160 to 129**
0x385: Open amplifier protection switch while blanking	Electrode 192 to 161**
0x386: Open amplifier protection switch while blanking	Electrode 224 to 193**
0x387: Open amplifier protection switch while blanking	Electrode 256 to 225**

<sup>\*</sup>Switch Enable:

'1': closed when no stimulation		
'0': always open		
o . urways open		

# \*\*Mode:

'1': automatic mode opens when stimulation is active

'0': always closed

### **Blanking Registers**

Register	31	30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	7 6 5 4	3 2	1	0	
0x400: Enable blanking	Electrode 3	ctrode 32 to 1							
0x401: Enable blanking	Electrode 6	4 to 33							
0x402: Enable blanking	Electrode 9	6 to 65							
0x403: Enable blanking	Electrode 1	28 to 97							
0x404: Enable blanking	Electrode 1	60 to 129							
0x405: Enable blanking	Electrode 1	92 to 161							
0x406: Enable blanking	Electrode 2	24 to 193							
0x407: Enable blanking	Electrode 2	56 to 225							
0x480: Blanking control for stimulus channels	Force data keep	FORCE State of the			Enable data keep on stimulation channels, post filter	Enable data keep on stimulation channels, mid filter	Enable data keep on stimulation channels, prefilter		
0x484: Stimulus data keep pre filter			onset delay		offset delay				
0x488: Stimulus data keep mid filter			onset delay		offset delay				
0x48c: Stimulus data keep post filter			onset delay		offset delay				
0x4a0: Blanking control for non- stimulus channels	Force data keep					Enable data keep on measurement channels, post filter	Enable data keep on measurement channels, mid filter	Enable data keep on measurement channels, pre filter	
0x4a4: Non-stimulus data keep pre filter			onset delay		offset delay				
0x4a8: Non-stimulus data keep mid filter			onset delay		offset delay				
0x4ac: Non-stimulus data keep post filter			onset delay		offset delay				
0x4c0: Highpass Filterreset								Reset filter	
0x4c4: Highpass reset duration						Duration in 20us units			

# Filter Registers

Register	31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14	13   12   11   10   9   8   7   6   5   4   3   2   1   0
0x600: HS1 Filter 1 coefficent b[0]	Filter coefficent b[0] as Q1.16 value	0 to extend coefficient to Q1.30

				•	
0x602: HS1 Filter 1 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30
0x603: HS1 Filter 1 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	21.33 together with lower bits	s register)		
0x604: HS1 Filter 1 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30
0x605: HS1 Filter 1 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	21.33 together with lower bits	s register)		
0x606: HS1 Filter 1 coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]	
0x607: HS1 Filter 1 control					Enable Blanking Enable F
0x608: HS1 Filter 2 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30
0x60a: HS1 Filter 2 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30
0x60b: HS1 Filter 2 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	21.33 together with lower bits	s register)		
0x60c: HS1 Filter 2 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30
0x60d: HS1 Filter 2 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	21.33 together with lower bits	s register)		
0x60e: HS1 Filter 2 coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]	
0x60f: HS1 Filter 2 control					Enable Blanking Enable F
0x610: HS1 Filter 3 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30
0x612: HS1 Filter 3 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30
0x613: HS1 Filter 3 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	21.33 together with lower bits	s register)		
0x614: HS1 Filter 3 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30
0x615: HS1 Filter 3 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	21.33 together with lower bits	s register)		
0x616: HS1 Filter 3 coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]	
0x617: HS1 Filter 3 control					Enable Blanking Enable F
0x618: HS1 Filter 4 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30
0x61a: HS1 Filter 4 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30
0x61b: HS1 Filter 4 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	21.33 together with lower bits	s register)		
0x61c: HS1 Filter 4 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30
0x61d: HS1 Filter 4 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	21.33 together with lower bits	s register)		
0x61e: HS1 Filter 4 coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]	
0x61f: HS1 Filter 4 control					Enable Blanking Enable F
0x620: HS1 Filter 2b coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30
0x622: HS1 Filter 2b coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30
0x623: HS1 Filter 2b coefficent a[1]	Filter coefficent a[1] as Q1.30 value fo	r one clock after blank (Q1.3	3 together with low	er bits register)	
0x624: HS1 Filter 2b coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30
0x625: HS1 Filter 2b coefficent a[2]	Filter coefficent a[2] as Q1.30 value fo	r one clock after blank (Q1.3	3 together with low	er bits register)	
0x626: HS1 Filter 2b coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]	
0x630: HS1 hardware filter frequency	Corner frequency of hardware filter in	mHz			
0x631: HS1 hardware filter information	filter order	band: lowpass	family		0: hardware filter enabled
0x634: HS1 highpass filter frequency	Corner frequency of highpass filter in r	nHz			

. 0.02.22, 00.00							
0x635: HS1 highpass filter information	filter order	band: highpass	family			1: software filter	enabled
0x638: HS1 lowpass filter frequency	Corner frequency of lowpass filter in m						
0x639: HS1 lowpass filter information	filter order	band: lowpass	family			1: software filter	enabled
0x640: HS2 Filter 1 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x642: HS2 Filter 1 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x643: HS2 Filter 1 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	1.33 together with lower bits regist	er)				
0x644: HS2 Filter 1 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x645: HS2 Filter 1 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	1.33 together with lower bits regist	er)				
0x646: HS2 Filter 1 coefficent lower bits	lower bits of a[2]		lower bits o	f a[1]			
0x647: HS2 Filter 1 control						Enable Blanking	Enable Filter
0x648: HS2 Filter 2 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x64a: HS2 Filter 2 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x64b: HS2 Filter 2 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	1.33 together with lower bits regist	er)				
0x64c: HS2 Filter 2 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x64d: HS2 Filter 2 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	1.33 together with lower bits regist	er)				
0x64e: HS2 Filter 2 coefficent lower bits	lower bits of a[2]		lower bits o	f a[1]			
0x64f: HS2 Filter 2 control			•			Enable Blanking	Enable Filter
0x650: HS2 Filter 3 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x652: HS2 Filter 3 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x653: HS2 Filter 3 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	1.33 together with lower bits regist	er)				
0x654: HS2 Filter 3 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x655: HS2 Filter 3 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	1.33 together with lower bits regist	er)				
0x656: HS2 Filter 3 coefficent lower bits	lower bits of a[2]		lower bits o	f a[1]			
0x657: HS2 Filter 3 control						Enable Blanking	Enable Filter
0x658: HS2 Filter 4 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30	,	
0x65a: HS2 Filter 4 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to Q1.30			
0x65b: HS2 Filter 4 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	1.33 together with lower bits regist	er)	,			
0x65c: HS2 Filter 4 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x65d: HS2 Filter 4 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	1.33 together with lower bits regist	er)				
0x65e: HS2 Filter 4 coefficent lower bits	lower bits of a[2]		lower bits o	f a[1]			
0x65f: HS2 Filter 4 control						Enable Blanking	Enable Filter
0x660: HS2 Filter 2b coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30	,	
0x662: HS2 Filter 2b coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to Q1.30			
0x663: HS2 Filter 2b coefficent a[1]	Filter coefficent a[1] as Q1.30 value for one clock after blank (Q1.33 together with lower bits register)						
0x664: HS2 Filter 2b coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x665: HS2 Filter 2b coefficent a[2]	Filter coefficent a[2] as Q1.30 value for	one clock after blank (Q1.33 toget	her with lowe	er bits register)			

	1			•			
0x666: HS2 Filter 2b coefficent lower bits	lower bits of a[2]	bits of a[1]					
0x670: HS2 hardware filter frequency	Corner frequency of hardware filter in n	orner frequency of hardware filter in mHz					
0x671: HS2 hardware filter information	filter order	band: lowpass	family			0: hardware filter	enabled
0x674: HS2 highpass filter frequency	Corner frequency of highpass filter in m	ıHz				•	
0x675: HS2 highpass filter information	filter order	band: highpass	family			1: software filter	enabled
0x678: HS2 lowpass filter frequency	Corner frequency of lowpass filter in ml	Hz	,				
0x679: HS2 lowpass filter information	filter order	band: lowpass	family			1: software filter	enabled
0x680: HS3 Filter 1 coefficent b[0]	Filter coefficent b[0] as Q1.16 value	,		0 to extend coefficient to	Q1.30		
0x682: HS3 Filter 1 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x683: HS3 Filter 1 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q1	1.33 together with lower bits regist	er)				
0x684: HS3 Filter 1 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x685: HS3 Filter 1 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q1	1.33 together with lower bits regist	er)				
0x686: HS3 Filter 1 coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]			
0x687: HS3 Filter 1 control			•			Enable Blanking	Enable Filter
0x688: HS3 Filter 2 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to Q1.30			
0x68a: HS3 Filter 2 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to Q1.30			
0x68b: HS3 Filter 2 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q1	1.33 together with lower bits regist	er)				
0x68c: HS3 Filter 2 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x68d: HS3 Filter 2 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q1	1.33 together with lower bits regist	er)				
0x68e: HS3 Filter 2 coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]			
0x68f: HS3 Filter 2 control						Enable Blanking	Enable Filter
0x690: HS3 Filter 3 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x692: HS3 Filter 3 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to Q1.30			
0x693: HS3 Filter 3 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q1	1.33 together with lower bits regist	er)				
0x694: HS3 Filter 3 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x695: HS3 Filter 3 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q1	1.33 together with lower bits regist	er)				
0x696: HS3 Filter 3 coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]			
0x697: HS3 Filter 3 control						Enable Blanking	Enable Filter
0x698: HS3 Filter 4 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30	•	
0x69a: HS3 Filter 4 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to Q1.30			
0x69b: HS3 Filter 4 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q1	1.33 together with lower bits regist	er)				
0x69c: HS3 Filter 4 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x69d: HS3 Filter 4 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	Filter coefficent a[2] as Q1.30 value (Q1.33 together with lower bits register)					
0x69e: HS3 Filter 4 coefficent lower bits	lower bits of a[2]						
0x69f: HS3 Filter 4 control				- ,		Enable Blanking	Enable Filter

10.02.22, 00.00		WILZ TOO C	Joer Galac	Walti Oriannei Oystems	VVIICI			
0x6a0: HS3 Filter 2b coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to Q1.30				
0x6a2: HS3 Filter 2b coefficent b[1]	Filter coefficent b[1] as Q1.16 value	0 to extend coefficient to Q1.30						
0x6a3: HS3 Filter 2b coefficent a[1]	Filter coefficent a[1] as Q1.30 value for	ter coefficent a[1] as Q1.30 value for one clock after blank (Q1.33 together with lower bits register)						
0x6a4: HS3 Filter 2b coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	ent to Q1.30			
0x6a5: HS3 Filter 2b coefficent a[2]	Filter coefficent a[2] as Q1.30 value for	one clock after blank (Q1.33 toge	ther with low	er bits register)				
0x6a6: HS3 Filter 2b coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]				
0x6b0: HS3 hardware filter frequency	Corner frequency of hardware filter in a	nHz						
0x6b1: HS3 hardware filter information	filter order	band: lowpass	family			0: hardware filter	enabled	
0x6b4: HS3 highpass filter frequency	Corner frequency of highpass filter in n	ıHz						
0x6b5: HS3 highpass filter information	filter order	band: highpass	family			1: software filter	enabled	
0x6b8: HS3 lowpass filter frequency	Corner frequency of lowpass filter in m	Hz				•		
0x6b9: HS3 lowpass filter information	filter order	band: lowpass	family			1: software filter	enabled	
0x6c0: HS4 Filter 1 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	o Q1.30	•		
0x6c2: HS4 Filter 1 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	o Q1.30			
0x6c3: HS4 Filter 1 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	1.33 together with lower bits regis	ter)					
0x6c4: HS4 Filter 1 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to Q1.30				
0x6c5: HS4 Filter 1 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	1.33 together with lower bits regis	ter)					
0x6c6: HS4 Filter 1 coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]				
0x6c7: HS4 Filter 1 control	,		,	,		Enable Blanking	Enable Filter	
0x6c8: HS4 Filter 2 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	o Q1.30	,	,	
0x6ca: HS4 Filter 2 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to Q1.30				
0x6cb: HS4 Filter 2 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	1.33 together with lower bits regis	ter)	,				
0x6cc: HS4 Filter 2 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	o Q1.30			
0x6cd: HS4 Filter 2 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	1.33 together with lower bits regis	ter)	•				
0x6ce: HS4 Filter 2 coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]				
0x6cf: HS4 Filter 2 control						Enable Blanking	Enable Filter	
0x6d0: HS4 Filter 3 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	o Q1.30			
0x6d2: HS4 Filter 3 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	o Q1.30			
0x6d3: HS4 Filter 3 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	1.33 together with lower bits regis	ter)	•				
0x6d4: HS4 Filter 3 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	o Q1.30			
0x6d5: HS4 Filter 3 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	1.33 together with lower bits regis	ter)					
0x6d6: HS4 Filter 3 coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]				
0x6d7: HS4 Filter 3 control						Enable Blanking	Enable Filter	
0x6d8: HS4 Filter 4 coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	o Q1.30			
0x6da: HS4 Filter 4 coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to Q1.30				
0x6db: HS4 Filter 4 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q	ter coefficent a[1] as Q1.30 value (Q1.33 together with lower bits register)						
-	•							

0x6dc: HS4 Filter 4 coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x6dd: HS4 Filter 4 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	1.33 together with lower bits regist	er)				
0x6de: HS4 Filter 4 coefficent lower bits	lower bits of a[2]		lower bits o	f a[1]			
0x6df: HS4 Filter 4 control				'		Enable Blanking	Enable Filter
0x6e0: HS4 Filter 2b coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x6e2: HS4 Filter 2b coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x6e3: HS4 Filter 2b coefficent a[1]	Filter coefficent a[1] as Q1.30 value for	one clock after blank (Q1.33 toget	her with lowe	er bits register)			
0x6e4: HS4 Filter 2b coefficent b[2]	Filter coefficent b[2] as Q1.16 value			0 to extend coefficient to	Q1.30		
0x6e5: HS4 Filter 2b coefficent a[2]	Filter coefficent a[2] as Q1.30 value for	one clock after blank (Q1.33 toget	her with low	er bits register)			
0x6e6: HS4 Filter 2b coefficent lower bits	lower bits of a[2]		lower bits o	of a[1]			
0x6f0: HS4 hardware filter frequency	Corner frequency of hardware filter in n	nHz	•				
0x6f1: HS4 hardware filter information	filter order	band: lowpass	family			0: hardware filter	enabled
0x6f4: HS4 highpass filter frequency	Corner frequency of highpass filter in m	ıHz	•				
0x6f5: HS4 highpass filter information	filter order	band: highpass	family			1: software filter	enabled
0x6f8: HS4 lowpass filter frequency	Corner frequency of lowpass filter in m	Hz	•				
0x6f9: HS4 lowpass filter information	filter order	band: lowpass	family			1: software filter	enabled

# **Analog Out**

Register	31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6	5 4 3 2	. 1	0
0x700: Analog Out CTRL				Enable
0x710: ADC Range Select		ADC	Range S	Select*
0x720: DAC Range Config			efault DA -2.5V)	AC Range: 4
0x730: Automatic Channel Selection				Enable
0x738: Number of Headstage 0 Channel detected by the SCU (Triggered by Linkstate change or manually)	Num	nber of Electro	odes	
0x739: Number of Headstage 1 Channel detected by the SCU (Triggered by Linkstate change or manually)	Num	nber of Electro	odes	
0x73a: Number of Headstage 2 Channel detected by the SCU (Triggered by Linkstate change or manually)	Nun	nber of Electro	odes	
0x73b: Number of Headstage 3 Channel detected by the SCU (Triggered by Linkstate change or manually)	Num	nber of Electro	odes	
0x740: Select Source Electrode for DAC 0	Source 257 Tes	Electrode for total signal / 511	target D off	AC (0 to 255) /
0x741: Select Source Electrode for DAC 1		Electrode for total signal / 511		AC (0 to 255) /
0x742: Select Source Electrode for DAC 2		Electrode for total signal / 511		AC (0 to 255) /
0x743: Select Source Electrode for DAC 3	Source	Electrode for	target D	AC (0 to 255) /

	257 Test signal / 511 off
0x744: Select Source Electrode for DAC 4	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x745: Select Source Electrode for DAC 5	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x746: Select Source Electrode for DAC 6	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x747: Select Source Electrode for DAC 7	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x748: Select Source Electrode for DAC 8	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x749: Select Source Electrode for DAC 9	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x74a: Select Source Electrode for DAC 10	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x74b: Select Source Electrode for DAC 11	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x74c: Select Source Electrode for DAC 12	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x74d: Select Source Electrode for DAC 13	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x74e: Select Source Electrode for DAC 14	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x74f: Select Source Electrode for DAC 15	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x750: Select Source Electrode for DAC 16	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x751: Select Source Electrode for DAC 17	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x752: Select Source Electrode for DAC 18	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x753: Select Source Electrode for DAC 19	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x754: Select Source Electrode for DAC 20	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x755: Select Source Electrode for DAC 21	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x756: Select Source Electrode for DAC 22	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x757: Select Source Electrode for DAC 23	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x758: Select Source Electrode for DAC 24	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x759: Select Source Electrode for DAC 25	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off

		1
0x75a: Select Source Electrode for DAC 26		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x75b: Select Source Electrode for DAC 27		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x75c: Select Source Electrode for DAC 28		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x75d: Select Source Electrode for DAC 29		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x75e: Select Source Electrode for DAC 30		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x75f: Select Source Electrode for DAC 31		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x760: Select Source Electrode for DAC 32		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x761: Select Source Electrode for DAC 33		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x762: Select Source Electrode for DAC 34		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x763: Select Source Electrode for DAC 35		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x764: Select Source Electrode for DAC 36		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x765: Select Source Electrode for DAC 37		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x766: Select Source Electrode for DAC 38		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x767: Select Source Electrode for DAC 39		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x768: Select Source Electrode for DAC 40		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x769: Select Source Electrode for DAC 41		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x76a: Select Source Electrode for DAC 42		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x76b: Select Source Electrode for DAC 43		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x76c: Select Source Electrode for DAC 44		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x76d: Select Source Electrode for DAC 45		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x76e: Select Source Electrode for DAC 46		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x76f: Select Source Electrode for DAC 47		Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
	<u> </u>	1

0x770: Select Source Electrode for DAC 48	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x771: Select Source Electrode for DAC 49	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x772: Select Source Electrode for DAC 50	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x773: Select Source Electrode for DAC 51	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x774: Select Source Electrode for DAC 52	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x775: Select Source Electrode for DAC 53	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x776: Select Source Electrode for DAC 54	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x777: Select Source Electrode for DAC 55	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x778: Select Source Electrode for DAC 56	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x779: Select Source Electrode for DAC 57	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x77a: Select Source Electrode for DAC 58	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x77b: Select Source Electrode for DAC 59	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x77c: Select Source Electrode for DAC 60	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x77d: Select Source Electrode for DAC 61	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x77e: Select Source Electrode for DAC 62	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off
0x77f: Select Source Electrode for DAC 63	Source Electrode for target DAC (0 to 255) / 257 Test signal / 511 off

# \*Voltage Range of all Electrodes:

0x0: +- 9 mV 0x1: +- 18 mV 0x2: +- 36 mV 0x3: +- 72 mV 0x4: +- 144 mV 0x5: +- 288 mV 0x6: +- 576 mV 0x7: +- 1152 mV 0x8: +- 2304 mV

## Local headstage register (bit 6+7: headstage number)

Register	31	30 29 28 27 26 25 24	23	22 21 20	19	18	17	16	15 14 13 12 11 10	9	8	7 0	5	5	4	3	2	1	
0xe00: Link																			Link

State																	
0xe04: Cable delay							Cable	length in units	s of 9.766 ns								
0xe0c: Test																	
0xe10: Protokoll	desired link speed*	protocol version**	internally used for slow data													1	interr used acces
0xe14: Headstage framecount	Framecounter from headsta	ge														Ì	
0xe18: Local framecount	Local framecounter																
0xe19: Link loss count	counter for link lost																
0xe1c: Local framecount RB	Local framecounter receive	d back from HS															
0xe1e: ADC Number									ADC Addre	ss							
0xe1f: ADC Data			Read Data														
0xe20: Test DAC control									Impedance test								Enab testm
0xe21: DAC1 amplitude						DAC ampl	itude										
0xe22: DAC2 amplitude						DAC ampl	itude										
0xe23: Impedance amplitude						DAC ampl	itude										
0xe24: DAC1 period						DAC perio	d										
0xe25: DAC2 period						DAC perio	d										
0xe26: Impedance period						DAC perio	d										
0xe27: Select MUX 1	2 bits per MUX for DAC 10	6 1				•											
0xe28: Select MUX 2	2 bits per MUX for DAC 32	2 17															
0xe29: DAC Control									grounding	r	ef_a1	ref_a	ref_en			,	cur/v
0xe2a:								en_stim_a1	en_stim_a0					ext_stim_	al ext_stim	n_a0	ext_s

switch test register 4 0xe3d: MEA2100LP switch test register 5

MEA2100LP switch test register 6	
0xe3f: MEA2100LP switch test	

### \*desired link speed:

0b0000: 51.2 Mhz / 25.6 MHz 0b1000: 102.4 Mhz / 51.2 MHz

others reserved

register 7

#### \*protocol version:

|Ob0000: ME2100 Headstage, Beta-Screen Headstage Ob1000: MEA2100-Mini Headstage (separate switches)

others reserved

# SCU Stimulation Address Map (Address bits 11-0), Base Address SCU 1: 0x9000, SCU 2: 0xD000

## STG Hardware Property

Register	31 30 29	28 27	26 25	24	23 22	21 20	19	18	17	16 15	14	13	12	11	10	9	8 7	7 6	5	4 3	2	1 0
0x100: Voltage Range	Voltage range	e (0x000	00 2710	= 1000	00 mV)					·												
0x104: Voltage Resolution	Voltage resol	ution (0	x8000 0	1F4 =	500 uV	7)																
0x108: Current Range	Current range	e (0x000	00 03E8	= 1000	0 uA)																	
0x10c: Current Resolution	Current resol	ution (0	x0000 0	032 =	50 nA)																	
0x120: Trigger										N	umbe	r of	trigge	er (1	2)							
0x130: Stimulation Memory										N	umbe	r of	mem	ory	char	nels	(24	)				
0x140: DAC Properties	Number of D	AC Cha	annels (1	2)						N	umbe	r of	DAC	me	mor	/ cha	nne	ls (1	2)			
0x144: DAC Resolution										R	esolu	tion	n bit	s (1	6)							
0x150: Sideband Properties	Number of si	debands	s (12)							N	umbe	r of	sideb	and	mer	nory	cha	nne	ls (12	2)		
0x160: Number of Stimulation Electrodes										St	imula	ation	Elec	trod	les (2	256)						
0x170: Memory Configuration	Memory size	per cha	nnel in 3	32 bit 6	entries (	(default:	0x000	00 15	555	= 5461	entri	es) d	epen	ds c	n co	nfig	urati	ion				
0x174: Total Memory Size	Memory size	in byte:	s 0x0008	3 0000	= 1310	72 entir	es in 3	32 bi	t													

#### **Stimulus Pattern Memory Pointer**

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7 6	5	4	3 2	1 0
0x200: Memory Control Register for DAC in Memory Group 0																									Segi	nen	Sel	ectoi	*
0x201: Start Pointer for DAC in Memory Group 0	Sta	rt M	lem	ory P	ointe	er																							
0x202: End Pointer for DAC in Memory Group 0	Enc	d M	emo	ry Po	ointe	r																							

0.02.22, 00.00	maa oname ojeteme	
0x203: Write Pointer for DAC in Memory Group 0	Write Memory Pointer, write will clear Channel	
0x208: Memory Control Register for SBS in Memory Group 0		Segment Selector*
0x209: Start Pointer for SBS in Memory Group 0	Start Memory Pointer	
0x20a: End Pointer for SBS in Memory Group 0	End Memory Pointer	
0x20b: Write Pointer for SBS in Memory Group 0	Write Memory Pointer, write will clear Channel	
0x210: Memory Control Register for DAC in Memory Group 1		Segment Selector*
0x211: Start Pointer for DAC in Memory Group 1	Start Memory Pointer	
0x212: End Pointer for DAC in Memory Group 1	End Memory Pointer	
0x213: Write Pointer for DAC in Memory Group 1	Write Memory Pointer, write will clear Channel	
0x218: Memory Control Register for SBS in Memory Group 1		Segment Selector*
0x219: Start Pointer for SBS in Memory Group 1	Start Memory Pointer	
0x21a: End Pointer for SBS in Memory Group 1	End Memory Pointer	
0x21b: Write Pointer for SBS in Memory Group 1	Write Memory Pointer, write will clear Channel	
0x220: Memory Control Register for DAC in Memory Group 2		Segment Selector*
0x221: Start Pointer for DAC in Memory Group 2	Start Memory Pointer	
0x222: End Pointer for DAC in Memory Group 2	End Memory Pointer	
x223: Write Pointer for DAC in Memory Group 2	Write Memory Pointer, write will clear Channel	
x228: Memory Control Register for SBS in Memory Group 2		Segment Selector*
0x229: Start Pointer for SBS in Memory Group 2	Start Memory Pointer	
0x22a: End Pointer for SBS in Memory Group 2	End Memory Pointer	
x22b: Write Pointer for SBS in Memory Group 2	Write Memory Pointer, write will clear Channel	
0x230: Memory Control Register for DAC in Memory Group 3		Segment Selector*
x231: Start Pointer for DAC in Memory Group 3	Start Memory Pointer	
0x232: End Pointer for DAC in Memory Group 3	End Memory Pointer	
0x233: Write Pointer for DAC in Memory Group 3	Write Memory Pointer, write will clear Channel	
0x238: Memory Control Register for SBS in Memory Group 3		Segment Selector*
0x239: Start Pointer for SBS in Memory Group 3	Start Memory Pointer	
x23a: End Pointer for SBS in Memory Group 3	End Memory Pointer	
0x23b: Write Pointer for SBS in Memory Group 3	Write Memory Pointer, write will clear Channel	
0x240: Memory Control Register for DAC in Memory Group 4		Segment Selector*
0x241: Start Pointer for DAC in Memory Group 4	Start Memory Pointer	
0x242: End Pointer for DAC in Memory Group 4	End Memory Pointer	
0x243: Write Pointer for DAC in Memory Group 4	Write Memory Pointer, write will clear Channel	
0x248: Memory Control Register for SBS in Memory Group 4		Segment Selector*
0x249: Start Pointer for SBS in Memory Group 4	Start Memory Pointer	
0x24a: End Pointer for SBS in Memory Group 4	End Memory Pointer	
	,	

0x24b: Write Pointer for SBS in Memory Group 4	Write Memory Pointer, write will clear Channel	
0x250: Memory Control Register for DAC in Memory Group 5		Segment Selector*
0x251: Start Pointer for DAC in Memory Group 5	Start Memory Pointer	·
0x252: End Pointer for DAC in Memory Group 5	End Memory Pointer	
0x253: Write Pointer for DAC in Memory Group 5	Write Memory Pointer, write will clear Channel	
0x258: Memory Control Register for SBS in Memory Group 5		Segment Selector*
0x259: Start Pointer for SBS in Memory Group 5	Start Memory Pointer	
0x25a: End Pointer for SBS in Memory Group 5	End Memory Pointer	
0x25b: Write Pointer for SBS in Memory Group 5	Write Memory Pointer, write will clear Channel	
0x260: Memory Control Register for DAC in Memory Group 6		Segment Selector*
0x261: Start Pointer for DAC in Memory Group 6	Start Memory Pointer	•
0x262: End Pointer for DAC in Memory Group 6	End Memory Pointer	
0x263: Write Pointer for DAC in Memory Group 6	Write Memory Pointer, write will clear Channel	
0x268: Memory Control Register for SBS in Memory Group 6		Segment Selector*
0x269: Start Pointer for SBS in Memory Group 6	Start Memory Pointer	•
0x26a: End Pointer for SBS in Memory Group 6	End Memory Pointer	
0x26b: Write Pointer for SBS in Memory Group 6	Write Memory Pointer, write will clear Channel	
0x270: Memory Control Register for DAC in Memory Group 7		Segment Selector*
0x271: Start Pointer for DAC in Memory Group 7	Start Memory Pointer	•
0x272: End Pointer for DAC in Memory Group 7	End Memory Pointer	
0x273: Write Pointer for DAC in Memory Group 7	Write Memory Pointer, write will clear Channel	
0x278: Memory Control Register for SBS in Memory Group 7		Segment Selector*
0x279: Start Pointer for SBS in Memory Group 7	Start Memory Pointer	·
0x27a: End Pointer for SBS in Memory Group 7	End Memory Pointer	
0x27b: Write Pointer for SBS in Memory Group 7	Write Memory Pointer, write will clear Channel	
0x280: Memory Control Register for DAC in Memory Group 8		Segment Selector*
0x281: Start Pointer for DAC in Memory Group 8	Start Memory Pointer	'
0x282: End Pointer for DAC in Memory Group 8	End Memory Pointer	
0x283: Write Pointer for DAC in Memory Group 8	Write Memory Pointer, write will clear Channel	
0x288: Memory Control Register for SBS in Memory Group 8		Segment Selector*
0x289: Start Pointer for SBS in Memory Group 8	Start Memory Pointer	
0x28a: End Pointer for SBS in Memory Group 8	End Memory Pointer	
0x28b: Write Pointer for SBS in Memory Group 8	Write Memory Pointer, write will clear Channel	
0x290: Memory Control Register for DAC in Memory Group 9		Segment Selector*
0x291: Start Pointer for DAC in Memory Group 9	Start Memory Pointer	

0x292: End Pointer for DAC in Memory Group 9	End Memory Pointer	
0x293: Write Pointer for DAC in Memory Group 9	Write Memory Pointer, write will clear Channel	
0x298: Memory Control Register for SBS in Memory Group 9		Segment Selector*
0x299: Start Pointer for SBS in Memory Group 9	Start Memory Pointer	
0x29a: End Pointer for SBS in Memory Group 9	End Memory Pointer	
0x29b: Write Pointer for SBS in Memory Group 9	Write Memory Pointer, write will clear Channel	
0x2a0: Memory Control Register for DAC in Memory Group 10		Segment Selector*
0x2a1: Start Pointer for DAC in Memory Group 10	Start Memory Pointer	
0x2a2: End Pointer for DAC in Memory Group 10	End Memory Pointer	
0x2a3: Write Pointer for DAC in Memory Group 10	Write Memory Pointer, write will clear Channel	
0x2a8: Memory Control Register for SBS in Memory Group 10		Segment Selector*
0x2a9: Start Pointer for SBS in Memory Group 10	Start Memory Pointer	
0x2aa: End Pointer for SBS in Memory Group 10	End Memory Pointer	
0x2ab: Write Pointer for SBS in Memory Group 10	Write Memory Pointer, write will clear Channel	
0x2b0: Memory Control Register for DAC in Memory Group 11		Segment Selector*
0x2b1: Start Pointer for DAC in Memory Group 11	Start Memory Pointer	
0x2b2: End Pointer for DAC in Memory Group 11	End Memory Pointer	
0x2b3: Write Pointer for DAC in Memory Group 11	Write Memory Pointer, write will clear Channel	
0x2b8: Memory Control Register for SBS in Memory Group 11		Segment Selector*
0x2b9: Start Pointer for SBS in Memory Group 11	Start Memory Pointer	
0x2ba: End Pointer for SBS in Memory Group 11	End Memory Pointer	
0x2bb: Write Pointer for SBS in Memory Group 11	Write Memory Pointer, write will clear Channel	

# \*Segment Selector:

Segment 0 to 255 reflect the Segment ID 0 to 255 from Trigger CTRL logic.

#### **Trigger Control and Configuration**

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	1 3	2 1	1 0
0x600: Trigger 0 Control Register																									Tr	igge	er co	nfig	guratio	on*
0x601: Trigger 1 Control Register																									Tr	igge	er co	nfig	guratio	on*
0x602: Trigger 2 Control Register																									Tr	igge	er co	nfig	guratio	on*
0x603: Trigger 3 Control Register																									Tr	igge	er co	nfig	guratio	on*
0x604: Trigger 4 Control Register																									Tr	igge	er co	nfig	guratio	on*
0x605: Trigger 5 Control Register																									Tr	igge	er co	nfig	guratio	on*
0x606: Trigger 6 Control Register																									Tr	igge	er co	nfig	guratio	on*
0x607: Trigger 7 Control Register																									Tr	igge	er co	nfig	guratio	on*
																								1						

,				
0x608: Trigger 8 Control Register				Trigger configuration*
0x609: Trigger 9 Control Register				Trigger configuration*
0x60a: Trigger 10 Control Register				Trigger configuration*
0x60b: Trigger 11 Control Register				Trigger configuration*
0x640: Stop Trigger			Trigger 11 to	0, 1 bit per trigger
0x644: Trigger Speed Monitor		Trigger speed**		
0x680: Trigger 0 event limit	Stop trigger after this number of events			
0x681: Trigger 1 event limit	Stop trigger after this number of events			
0x682: Trigger 2 event limit	Stop trigger after this number of events			
0x683: Trigger 3 event limit	Stop trigger after this number of events			
0x684: Trigger 4 event limit	Stop trigger after this number of events			
0x685: Trigger 5 event limit	Stop trigger after this number of events			
0x686: Trigger 6 event limit	Stop trigger after this number of events			
0x687: Trigger 7 event limit	Stop trigger after this number of events			
0x688: Trigger 8 event limit	Stop trigger after this number of events			
0x689: Trigger 9 event limit	Stop trigger after this number of events			
0x68a: Trigger 10 event limit	Stop trigger after this number of events			
0x68b: Trigger 11 event limit	Stop trigger after this number of events			
0x6c0: Trigger 0 event counter	current trigger events			
0x6c1: Trigger 1 event counter	current trigger events			
0x6c2: Trigger 2 event counter	current trigger events			
0x6c3: Trigger 3 event counter	current trigger events			
0x6c4: Trigger 4 event counter	current trigger events			
0x6c5: Trigger 5 event counter	current trigger events			
0x6c6: Trigger 6 event counter	current trigger events			
0x6c7: Trigger 7 event counter	current trigger events			
0x6c8: Trigger 8 event counter	current trigger events			
0x6c9: Trigger 9 event counter	current trigger events			
0x6ca: Trigger 10 event counter	current trigger events			
0x6cb: Trigger 11 event counter	current trigger events			
0x700: Trigger 0 repeat limit	number of times to reapeat a trigger			
0x701: Trigger 1 repeat limit	number of times to reapeat a trigger			
0x702: Trigger 2 repeat limit	number of times to reapeat a trigger			
0x703: Trigger 3 repeat limit	number of times to reapeat a trigger			
0x704: Trigger 4 repeat limit	number of times to reapeat a trigger			
0x705: Trigger 5 repeat limit	number of times to reapeat a trigger			
<b>'</b>				

0x706: Trigger 6 repeat limit	number of times to reapeat a trigger
0x707: Trigger 7 repeat limit	number of times to reapeat a trigger
0x708: Trigger 8 repeat limit	number of times to reapeat a trigger
0x709: Trigger 9 repeat limit	number of times to reapeat a trigger
0x70a: Trigger 10 repeat limit	number of times to reapeat a trigger
0x70b: Trigger 11 repeat limit	number of times to reapeat a trigger
0x740: Trigger 0 repeat counter	current trigger repeats
0x741: Trigger 1 repeat counter	current trigger repeats
0x742: Trigger 2 repeat counter	current trigger repeats
0x743: Trigger 3 repeat counter	current trigger repeats
0x744: Trigger 4 repeat counter	current trigger repeats
0x745: Trigger 5 repeat counter	current trigger repeats
0x746: Trigger 6 repeat counter	current trigger repeats
0x747: Trigger 7 repeat counter	current trigger repeats
0x748: Trigger 8 repeat counter	current trigger repeats
0x749: Trigger 9 repeat counter	current trigger repeats
0x74a: Trigger 10 repeat counter	current trigger repeats
0x74b: Trigger 11 repeat counter	current trigger repeats
0x780: Trigger 0 segment ID	current segment ID
0x781: Trigger 1 segment ID	current segment ID
0x782: Trigger 2 segment ID	current segment ID
0x783: Trigger 3 segment ID	current segment ID
0x784: Trigger 4 segment ID	current segment ID
0x785: Trigger 5 segment ID	current segment ID
0x786: Trigger 6 segment ID	current segment ID
0x787: Trigger 7 segment ID	current segment ID
0x788: Trigger 8 segment ID	current segment ID
0x789: Trigger 9 segment ID	current segment ID
0x78a: Trigger 10 segment ID	current segment ID
0x78b: Trigger 11 segment ID	current segment ID

# \*Trigger configuration:

```
Bit 0: Enable Trigger: not Armed -> Armed

Bit 3:1:

0: Stop stimulus sequence at recuring of same trigger event

1: Restart stimulus sequence at recuring of same trigger event

2: Ignore same trigger and continue processing

3: Gate stimulus sequence at trigger event

Bit 5:4:

0: Stop stimulus sequence at occuring of other trigger event
```

1: Restart stimulus sequence at occuring of other trigger event 2: Ignore other trigger and continue processing

bit 7-6: Status of Trigger statemachine (00: not Armed, 01: Armed, 10: Triggerd (running), 11: Reserved)

# \*\*Trigger speed:

Value STG speed 0x00 0x01 12.5 kHz 25 kHz 0x02 50 kHz (default) 0x03 0x04 100 kHz 200 kHz 0x05 400 kHz

## **Stimulation Memory Read Control**

Register	31 30	29 28	3 27 [	26 25	24 2	23 22	21 20	19 18	3 17	16	15 14 1	13 12	11 10	9	8	7	6 5	4	3	2	1 0
0x800: Memory Group 0 DAC Data Read Configuration		,		,						used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x801: Memory Group 0 SBS Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x802: Memory Group 1 DAC Data Read Configuration										used for DAC Data(RO)	Data Sou				Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x803: Memory Group 1 SBS Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x804: Memory Group 2 DAC Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x805: Memory Group 2 SBS Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x806: Memory Group 3 DAC Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x807: Memory Group 3 SBS Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x808: Memory Group 4 DAC Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x809: Memory Group 4 SBS Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x80a: Memory Group 5 DAC Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x80b: Memory Group 5 SBS Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x80c: Memory Group 6 DAC Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x80d: Memory Group 6 SBS Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x80e: Memory Group 7 DAC Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x80f: Memory Group 7 SBS Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x810: Memory Group 8 DAC Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x811: Memory Group 8 SBS Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x812: Memory Group 9 DAC Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x813: Memory Group 9 SBS Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x814: Memory Group 10 DAC Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x815: Memory Group 10 SBS Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x816: Memory Group 11 DAC Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x817: Memory Group 11 SBS Data Read Configuration										used for DAC Data(RO)				Data	Source*	Trigge	er numb	er us	ed to sta	art this	s channel
0x880: Memory Group 0 static value for DAC											value use	d in ma	nual mo	de							
0x881: Memory Group 0 static value for SBS											value use	d in ma	inual mo	de							

0x882: Memory Group 1 static value for DAC		value used in manual mode
0x883: Memory Group 1 static value for SBS		value used in manual mode
0x884: Memory Group 2 static value for DAC		value used in manual mode
0x885: Memory Group 2 static value for SBS		value used in manual mode
0x886: Memory Group 3 static value for DAC		value used in manual mode
0x887: Memory Group 3 static value for SBS		value used in manual mode
0x888: Memory Group 4 static value for DAC		value used in manual mode
0x889: Memory Group 4 static value for SBS		value used in manual mode
0x88a: Memory Group 5 static value for DAC		value used in manual mode
0x88b: Memory Group 5 static value for SBS		value used in manual mode
0x88c: Memory Group 6 static value for DAC		value used in manual mode
0x88d: Memory Group 6 static value for SBS		value used in manual mode
0x88e: Memory Group 7 static value for DAC		value used in manual mode
0x88f: Memory Group 7 static value for SBS		value used in manual mode
0x890: Memory Group 8 static value for DAC		value used in manual mode
0x891: Memory Group 8 static value for SBS		value used in manual mode
0x892: Memory Group 9 static value for DAC		value used in manual mode
0x893: Memory Group 9 static value for SBS		value used in manual mode
0x894: Memory Group 10 static value for DAC		value used in manual mode
0x895: Memory Group 10 static value for SBS		value used in manual mode
0x896: Memory Group 11 static value for DAC		value used in manual mode
0x897: Memory Group 11 static value for SBS		value used in manual mode
0x900: Read pointer of Memory Group 0 for DAC	current read pointer position of read FSM	
0x901: Read pointer of Memory Group 0 for SBS	current read pointer position of read FSM	
0x902: Read pointer of Memory Group 1 for DAC	current read pointer position of read FSM	
0x903: Read pointer of Memory Group 1 for SBS	current read pointer position of read FSM	
0x904: Read pointer of Memory Group 2 for DAC	current read pointer position of read FSM	
0x905: Read pointer of Memory Group 2 for SBS	current read pointer position of read FSM	
0x906: Read pointer of Memory Group 3 for DAC	current read pointer position of read FSM	
0x907: Read pointer of Memory Group 3 for SBS	current read pointer position of read FSM	
0x908: Read pointer of Memory Group 4 for DAC	current read pointer position of read FSM	
0x909: Read pointer of Memory Group 4 for SBS	current read pointer position of read FSM	
0x90a: Read pointer of Memory Group 5 for DAC	current read pointer position of read FSM	
0x90b: Read pointer of Memory Group 5 for SBS	current read pointer position of read FSM	
0x90c: Read pointer of Memory Group 6 for DAC	current read pointer position of read FSM	

0x90d: Read pointer of Memory Group 6 for SBS	current read pointer position of read FSM
0x90e: Read pointer of Memory Group 7 for DAC	current read pointer position of read FSM
0x90f: Read pointer of Memory Group 7 for SBS	current read pointer position of read FSM
0x910: Read pointer of Memory Group 8 for DAC	current read pointer position of read FSM
0x911: Read pointer of Memory Group 8 for SBS	current read pointer position of read FSM
0x912: Read pointer of Memory Group 9 for DAC	current read pointer position of read FSM
0x913: Read pointer of Memory Group 9 for SBS	current read pointer position of read FSM
0x914: Read pointer of Memory Group 10 for DAC	current read pointer position of read FSM
0x915: Read pointer of Memory Group 10 for SBS	current read pointer position of read FSM
0x916: Read pointer of Memory Group 11 for DAC	current read pointer position of read FSM
0x917: Read pointer of Memory Group 11 for SBS	current read pointer position of read FSM

## \*Data source:

00: Stim. MEM Block X as Source (default)
01: Static value (manual mode, mainly for testing)
10: DSP direct stream as Source
11: Reserved, not Valid

## **DAC Registers**

Register	31	30	29	28	27	26	25	24	23 22	21	20 1	9 18	17	16	15	14	13   12   11	10	9	8
0xa10: Current Voltage Switch																		•		
0xa14: Impedance Ground Control						DoImpTest HS3	ImpStg_DoStimulus HS3	ImpStg_Grounding HS3				DoImpTest	ImpStg_DoStimulus HS2	ImpStg_Grounding HS2				DoImpTes HS1	t ImpStg_DoStimulus HS1	ImpStg_Ground
0xa1c: Impedance STG Config	Imp	oStg_	_Fre	quen	су				,						Imp	Stg_	_Amplitude			
0xa80: Electrode Group* 1 Source Select																				
0xa81: Electrode Group* 2 Source Select																				
0xa82: Electrode Group* 3																				

10.02.22, 09	MEZ 100 OSEI Guide - Multi Channer 3	Systems with	
Source Select			
0xa83: Electrode Group* 4 Source Select			
0xa84: Electrode Group* 5 Source Select			
0xa85: Electrode Group* 6 Source Select			
0xb00: Dac A in Electr. Gr. 1 Data Register		Enable	DAC Data
0xb01: Dac B in Electr. Gr. 1 Data Register		Enable	DAC Data
0xb02: Dac A in Electr. Gr. 2 Data Register		Enable	DAC Data
0xb03: Dac B in Electr. Gr. 2 Data Register		Enable	DAC Data
0xb04: Dac A in Electr. Gr. 3 Data Register		Enable	DAC Data
0xb05: Dac B in Electr. Gr. 3 Data Register		Enable	DAC Data
0xb06: Dac A in Electr. Gr. 4 Data Register		Enable	DAC Data
1			I

16.02.22, 09:	50 ME2100 User Guide - Multi Channel S	ystems vviki	
0xb07: Dac B in Electr. Gr. 4 Data Register		Enable	DAC Data
0xb08: Dac A in Electr. Gr. 5 Data Register		Enable	DAC Data
0xb09: Dac B in Electr. Gr. 5 Data Register		Enable	DAC Data
0xb0a: Dac A in Electr. Gr. 6 Data Register		Enable	DAC Data
0xb0b: Dac B in Electr. Gr. 6 Data Register		Enable	DAC Data
0xb80: Offset Register for DAC A 1			Offset Correction Value for DAC A in Current Mode
0xb81: Offset Register for DAC B 1			Offset Correction Value for DAC B in Current Mode
0xb82: Offset Register for DAC A 2			Offset Correction Value for DAC A in Current Mode
0xb83: Offset Register for DAC B 2			Offset Correction Value for DAC B in Current Mode
0xb84: Offset Register for DAC A 3			Offset Correction Value for DAC A in Current Mode
0xb85: Offset Register			Offset Correction Value for DAC B in Current Mode

10.02.22, 09	WILZ TOU USER G	uide - Muiti Channel Systems Wiki	
for DAC B 3			
0xb86: Offset Register for DAC A 4			Offset Correction Value for DAC A in Current Mode
0xb87: Offset Register for DAC B 4			Offset Correction Value for DAC B in Current Mode
0xb88: Offset Register for DAC A 5			Offset Correction Value for DAC A in Current Mode
0xb89: Offset Register for DAC B 5			Offset Correction Value for DAC B in Current Mode
0xb8a: Offset Register for DAC A 6			Offset Correction Value for DAC A in Current Mode
0xb8b: Offset Register for DAC B 6			Offset Correction Value for DAC B in Current Mode
0xbc0: DAC A in Electr. Gr. 1 Weighting Factor		Weighting Factor in Q1.16 Format	
0xbc1: DAC B in Electr. Gr. 1 Weighting Factor		Weighting Factor in Q1.16 Format	
0xbc2: DAC A in Electr. Gr. 2 Weighting Factor		Weighting Factor in Q1.16 Format	
0xbc3: DAC B in Electr. Gr.		Weighting Factor in Q1.16 Format	

10.02.22, 09.50	WIEZ 100 OSEI Gu	ide - Multi Charinei Systems Wiki
2 Weighting Factor		
Oxbc4: DAC A in Electr. Gr. 3 Weighting Factor		Weighting Factor in Q1.16 Format
Oxbc5: DAC B in Electr. Gr. 3 Weighting Factor		Weighting Factor in Q1.16 Format
Oxbc6: DAC A in Electr. Gr. 4 Weighting Factor		Weighting Factor in Q1.16 Format
Oxbc7: DAC B in Electr. Gr. 4 Weighting Factor		Weighting Factor in Q1.16 Format
Oxbc8: DAC A in Electr. Gr. 5 Weighting Factor		Weighting Factor in Q1.16 Format
Oxbc9: DAC B in Electr. Gr. 5 Weighting Factor		Weighting Factor in Q1.16 Format
Oxbca: DAC A in Electr. Gr. 6 Weighting Factor		Weighting Factor in Q1.16 Format
Oxbcb: DAC B in Electr. Gr. 6 Weighting Factor		Weighting Factor in Q1.16 Format

<sup>\*</sup>Electrode Group::

- 0: HS1 Electrodes 1: HS2 Electrodes
- 2: HS3 Electrodes

- 3: HS4 Electrodes
  4: SCU LED 1 Stimulator
  5: SCU LED 2 Stimulator

#### **Sideband and Electrode Configuration**

Register	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0xc50: Electrode Config ID	Electrode Config ID
0xc51: Config ID Source	Electrode Config ID source select*
0xc60: External electrode enable	External stimulation enable (2 bit per HS - Stim A+B)
0xc70: Electrode Mode Configuration	Electrodes 31 to 0 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode)
0xc71: Electrode Mode Configuration	Electrodes 63 to 32 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode)
0xc72: Electrode Mode Configuration	Electrodes 95 to 64 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode)
0xc73: Electrode Mode Configuration	Electrodes 127 to 96 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode)
0xc74: Electrode Mode Configuration	Electrodes 159 to 128 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode)
0xc75: Electrode Mode Configuration	Electrodes 191 to 160 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode)
0xc76: Electrode Mode Configuration	Electrodes 223 to 192 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode)
0xc77: Electrode Mode Configuration	Electrodes 255 to 224 (Manual mode: '1' / Automatic mode: '0', 1 bit per electrode)
0xca0: Electrode Enable	Electrodes 31 to 0, 1 bit per electrode
0xca1: Electrode Enable	Electrodes 63 to 32, 1 bit per electrode
0xca2: Electrode Enable	Electrodes 95 to 64, 1 bit per electrode
0xca3: Electrode Enable	Electrodes 127 to 96, 1 bit per electrode
0xca4: Electrode Enable	Electrodes 159 to 128, 1 bit per electrode
0xca5: Electrode Enable	Electrodes 191 to 160, 1 bit per electrode
0xca6: Electrode Enable	Electrodes 223 to 192, 1 bit per electrode
0xca7: Electrode Enable	Electrodes 255 to 224, 1 bit per electrode
0xcd0: Electrode MUX position when stimulus is active	Electrodes 15 to 0, 2 bit per electrode**
0xcd1: Electrode MUX position when stimulus is active	Electrodes 31 to 16, 2 bit per electrode**
0xcd2: Electrode MUX position when stimulus is active	Electrodes 47 to 32, 2 bit per electrode**
0xcd3: Electrode MUX position when stimulus is active	Electrodes 63 to 48, 2 bit per electrode**
0xcd4: Electrode MUX position when stimulus is active	Electrodes 79 to 64, 2 bit per electrode**
0xcd5: Electrode MUX position when stimulus is active	Electrodes 95 to 80, 2 bit per electrode**
0xcd6: Electrode MUX position when stimulus is active	Electrodes 111 to 96, 2 bit per electrode**
0xcd7: Electrode MUX position when stimulus is active	Electrodes 127 to 112, 2 bit per electrode**
0xcd8: Electrode MUX position when stimulus is active	Electrodes 143 to 128, 2 bit per electrode**
0xcd9: Electrode MUX position when stimulus is active	Electrodes 159 to 144, 2 bit per electrode**
0xcda: Electrode MUX position when stimulus is active	Electrodes 175 to 160, 2 bit per electrode**

0xcdb: Electrode MUX position when stimulus is active	Electrodes 191 to 176, 2 bit per electrode**
0xcdc: Electrode MUX position when stimulus is active	Electrodes 207 to 192, 2 bit per electrode**
0xcdd: Electrode MUX position when stimulus is active	Electrodes 223 to 208, 2 bit per electrode**
0xcde: Electrode MUX position when stimulus is active	Electrodes 239 to 224, 2 bit per electrode**
0xcdf: Electrode MUX position when stimulus is active	Electrodes 255 to 240, 2 bit per electrode**

## \*Electrode Config ID Source Select:

```
00 00000: Trigger 0 ID
00 00001: Trigger 1 ID
00 00010: Trigger 2 ID
00 00011: Trigger 3 ID
00 00100: Trigger 4 ID
00 00101: Trigger 5 ID
00 00110: Trigger 6 ID
00 00111: Trigger 7 ID
00 01000: Trigger 8 ID
00 01001: Trigger 9 ID
00 01010: Trigger 10 ID
00 01011: Trigger 11 ID
00 01100: Reserved
00 11111: Reserved
01 00000: Sideband 1, bits 15:8
01 00001: Sideband 2, bits 15:8
01 00010: Sideband 3, bits 15:8
01 00011: Sideband 4, bits 15:8
01 00100: Sideband 5, bits 15:8
01 00101: Sideband 6, bits 15:8
01 00110: Sideband 7, bits 15:8
01 00111: Sideband 8, bits 15:8
01 01000: Sideband 9, bits 15:8
01 01001: Sideband 10, bits 15:8
01 01010: Sideband 11, bits 15:8
01 01100: Reserved
01 11111: Reserved
10 XXXXX: Manual Register
11 XXXXX: Reserved
```

### \*\*Electrode MUX position:

```
00: electrode to ADC
01: DAC 0
10: DAC 1
11: GND (Impedance test, only in manual mode)
```

#### STG Memory Access

Register	31 30 29 28 27 26 25 24	23 22 21 20 19 18 17 16	15 14 13 12 11 10 9 8	8 7 6 5	4 3 2 1	0
0xf00: Memory Address	Adress					
0xf04: Memory Data	Byte 4	Byte 3	Byte 2	Byte 1		
0xf10: Max used Memory Groups					# of Maximum u	sed Memory Groups (1 - 18)
0xf11: MEM Segments Shift					Segments no	eeded*
0xf12: Memory Pointer Config						Trigger Ptr. Config
0xf80: Memory Group 0 DAC Data Write Register	Stimulation Data Vector**				·	

0xf81: Memory Group 0 SBS Data Write Register	Stimulation Data Vector**
0xf82: Memory Group 1 DAC Data Write Register	Stimulation Data Vector**
0xf83: Memory Group 1 SBS Data Write Register	Stimulation Data Vector**
0xf84: Memory Group 2 DAC Data Write Register	Stimulation Data Vector**
0xf85: Memory Group 2 SBS Data Write Register	Stimulation Data Vector**
0xf86: Memory Group 3 DAC Data Write Register	Stimulation Data Vector**
0xf87: Memory Group 3 SBS Data Write Register	Stimulation Data Vector**
0xf88: Memory Group 4 DAC Data Write Register	Stimulation Data Vector**
0xf89: Memory Group 4 SBS Data Write Register	Stimulation Data Vector**
0xf8a: Memory Group 5 DAC Data Write Register	Stimulation Data Vector**
0xf8b: Memory Group 5 SBS Data Write Register	Stimulation Data Vector**
0xf8c: Memory Group 6 DAC Data Write Register	Stimulation Data Vector**
0xf8d: Memory Group 6 SBS Data Write Register	Stimulation Data Vector**
0xf8e: Memory Group 7 DAC Data Write Register	Stimulation Data Vector**
0xf8f: Memory Group 7 SBS Data Write Register	Stimulation Data Vector**
0xf90: Memory Group 8 DAC Data Write Register	Stimulation Data Vector**
0xf91: Memory Group 8 SBS Data Write Register	Stimulation Data Vector**
0xf92: Memory Group 9 DAC Data Write Register	Stimulation Data Vector**
0xf93: Memory Group 9 SBS Data Write Register	Stimulation Data Vector**
0xf94: Memory Group 10 DAC Data Write Register	Stimulation Data Vector**
0xf95: Memory Group 10 SBS Data Write Register	Stimulation Data Vector**
0xf96: Memory Group 11 DAC Data Write Register	Stimulation Data Vector**
0xf97: Memory Group 11 SBS Data Write Register	Stimulation Data Vector**

# \*shift value decoding:

```
0: 1 Segment
1: 2 Segments
2: 4 Segments
3: 8 Segments
4: 16 Segments
5: 32 Segments
6: 64 Segments
7: 128 Segments
8: 256 Segments
```

# \*\*Data Vector decoding:

```
Bit 31: Reserved
Bit 30 - 28:

000: DAC/Sideband data vector

001: loop pointer vector

010: Long loop pointer vector

011: Long loop control vector

111: END command
```

#### DAC/Sideband data vector (000):

```
Bit 27: Reserved
Bit 27: Repeat Timebase (0: 20 us, 1: 1000*20us)
Bit 25 - 16: Number of Repeats (0: Pattern is used 1x Timebase; 1: Pattern is used for 2x Timebase; ...)
Bit 15 - 0: DAC data value (unsigned 16 bit value, 0x8000 is zero level) / SBS data value

SBS Bit 0 : Amplifier Protection Switch/Blanking

SBS Bit 3 : Stimulation Switch

SBS Bit 4 : Stimulus Select

SBS Bit 8-15 : Electrode Config ID
```

#### loop pointer vector (001):

```
Bit 27 - 26: Loop Level
Bit 25 - 16: Number of Repeats (2: Vectors are repeated once, thus used twice)
Bit 15 - 0 : Address Offset (Number of Vectors to jump backward, 1: One Vector before the LoopPtr is repeated)
```

#### Long loop pointer vector (010):

```
Bit 27 - 0 : Address Offset (Number of Vectors to jump backward)
```

#### Long loop control vector (011):

```
Bit 27 - 0 : Number of Repeats
```

#### END command (111):

Bit 27 - 0 : Reserved

# Headstage Address Map (Address bits 10-0) Base Address SCU1: 0xA000, 0xA800, 0xB000, 0xB800; SCU2:0xE000, 0xE800, 0xF000, 0xF800

#### **General Purpose Registers**

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	3 1	12	11	10	9	8	7	6	5	4	١ [:	3 2		1	0
0x000: Device ID																										0x0	c = N	ИЕ21	00	SCI	J			
0x001: Serial number low	low	ver 3	2 b	it of	SCU	seria	al nu	mbe	r, rea	d as	4 A	SCII	l byt	es																				
0x002: Serial number high	hig	her :	32 t	oit of	SCU	ser	ial nı	ımbe	er, rea	ad as	s 4 A	SCI	II by	tes																				
0x004: FPGA Version																	FP	GA	firm	ıwa	ire v	ersi	on											
0x008: PCB Revision																										Ass	embl	y Ve	rsio	n 1	PCB	Revis	ion	
0x00c: ADC Power																																enab	le 18	V

#### Reset Registers

	Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
(	0x020: Reset																																Reset

#### Flash Memory Registers

Dogistor	31	30	20	28	27 26	25	24 2	23 22	21	20 1	9 18	2 17	16	15	14 13	12	11	10	0	l 0	76543210
Register	31	30	29	28	2 /   20	25	24   2	23   22	41	20   1	9   10	9   1 /	10	15	14   13	12	111	10	9	8	

0x030: (WO)Flash Instruction Code Register						Fifo Reset	Instruction Code
0x030: (RO)Flash Status Register				FIFO_empty	FIFO_full	Statemachine busy	Flash Status Register
0x034: Flash Memory Address Register			Flash Address				
0x038: Flash Data FIFO Register	256 Data Bytes in 64 DWords to/fi	rom Flash					
0x03c: Flash HW configuration Register	Address length (1, 2 or 3 Bytes)	Clock Divider R	egister (Multiples of 2 divide 38.4 MHz)				

# **EEPROM Registers**

Register	31	30	29	28	27	26 25	24 23	3 22	21 20	19 1	8 17	16 15	5 14 1	13 12	11	10	9	8		7 6 5 4 3 2 1 0
0x040: (WO)EEPROM Instruction Code Register																		Fifo Reset		Instruction Code
0x040: (RO)EEPROM Status Register															]	FIFO_empty	FIFO_full	Statemachi	ne busy	Flash Status Register
0x044: EEPROM Memory Address Register							Fl	lash A	ddress											
0x048: EEPROM Data FIFO Register	256 Da	ta Bytes	in 64 D	Words to	o/from	Flash														
0x04c: EEPROM HW configuration Register	Addres	s length (	(1, 2 or	3 Bytes)	Cloc	k Divide	er Regi	ister (l	Multiple	es of 2 d	ivide 38	8.4 MF	Hz)							

## Mini DMA

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5 4	3	2	1	0
0x050: DMA control																														DMA active	DMA start
0x054: DMA start address																	Star	rt ad	dres	ss											
0x058: DMA counter																						Со	unte	er							

# Mini DMA command overview:

F 1					2
- 1					i
;c	ommand	Bit 31 to 24	Bit 23 to 0	Description	ï
- 1					4
- 1	SDTA	0x01	register address	Store next data to register address	
- 1	ΠΛΤΛ	Data	Data	Data expected after SDTA command	ï
i i	DATA		Data		è
- 1	STP	0xFF	(anvthing)	Stop DMA	÷
- 1			()(6)	each error	

### **HS Hardware Property**

Register	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
0x100: Number of detection electrodes	32 Electrodes
0x110: ADC Range	ADC range (0x00231860 = 2300 mV)
0x114: ADC Resolution per bit	ADC Resolution (0x80000112 = 274 nV/bit)
0x118: ADC Bit Count	ADC Resolution in bits $(0x00000018 = 24 \text{ bit})$
0x11c: Gain	Gain of the DACQ System (0x80002710 = gain 10.0)
0x120: Limitations	Limitaions of this System can be written here
0x130: Max Sampling Frequency	Maximum Frequenzy that is allowed to be set at configuration for the user (0x0000C350 = 50 kHz)
0x180: Voltage Range	Voltage range (0x0000 2710 = 10000 mV)
0x184: Voltage Resolution	Voltage resolution (0x8000 01F4 = 500 uV)
0x188: Current Range	Current range (0x0000 03E8 = 1000 uA)

0x18c: Current Resolution	Current resolution ( $0x0000\ 0032 = 50\ nA$ )	
0x1c0: DAC Properties	Number of DAC Channels (2)	Number of DAC memory channels (2)
0x1c4: DAC Resolution		Resolution in bits (16)
0x1e0: Number of Stimulation Electrodes		Stimulation Electrodes (32)

# **ADC Registers**

Register	31 3	30 29	9 28	3 27	26	25	24 2	' L ' J'	2 21	1 2	0 1	9 1	8 1	7 16	1	15	14	13	12	11	10	9	8	7 6 5 4 3 2	1	0
0x200: AK5558 Configuration														enable test da	ıta						AK5558 sd	AK5558 slow	AK5558 hpfe		power down	enable clock

# Filter Registers for default setup

Register	31   30   29   28   27   26   25   24   23   22   21   20   19   18   17   16	15   14   13	12 11 10 9 8 7 6 5 4 3	2 1	0							
0x600: Filter 1 coefficent b[0]	Filter coefficent b[0] as Q1.16 value	0 to	extend coefficient to Q1.30									
0x602: Filter 1 coefficent b[1]	Filter coefficent b[1] as Q1.16 value	extend coefficient to Q1.30	xtend coefficient to Q1.30									
0x603: Filter 1 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q1.33 together with lower bits register)											
0x604: Filter 1 coefficent b[2]	Filter coefficent b[2] as Q1.16 value	0 to	extend coefficient to Q1.30									
0x605: Filter 1 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q1.33 together with lower bits register)											
0x606: Filter 1 coefficent lower bits	lower bits of a[2]	ower bits of a[1	]									
0x607: Filter 1 control			·	Enable Blanking	Enable Filter							
0x608: Filter 2 coefficent b[0]	Filter coefficent b[0] as Q1.16 value	0 to	extend coefficient to Q1.30									
0x60a: Filter 2 coefficent b[1]	Filter coefficent b[1] as Q1.16 value	0 to	extend coefficient to Q1.30									
0x60b: Filter 2 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q1.33 together with lower bits register)	,										
0x60c: Filter 2 coefficent b[2]	Filter coefficent b[2] as Q1.16 value	0 to	extend coefficient to Q1.30									
0x60d: Filter 2 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q1.33 together with lower bits register)	,										
0x60e: Filter 2 coefficent lower bits	lower bits of a[2]	ower bits of a[1	]									
0x60f: Filter 2 control				Enable Blanking	Enable Filter							
0x610: Filter 3 coefficent b[0]	Filter coefficent b[0] as Q1.16 value	0 to	extend coefficient to Q1.30		•							
0x612: Filter 3 coefficent b[1]	Filter coefficent b[1] as Q1.16 value	0 to	extend coefficient to Q1.30									
0x613: Filter 3 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q1.33 together with lower bits register)	,										
0x614: Filter 3 coefficent b[2]	Filter coefficent b[2] as Q1.16 value	0 to	extend coefficient to Q1.30									
0x615: Filter 3 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q1.33 together with lower bits register)	,										
0x616: Filter 3 coefficent lower bits	lower bits of a[2]	ower bits of a[1										
0x617: Filter 3 control				Enable Blanking	Enable Filter							
0x618: Filter 4 coefficent b[0]	Filter coefficent b[0] as Q1.16 value	0 to	extend coefficient to Q1.30		•							
0x61a: Filter 4 coefficent b[1]	Filter coefficent b[1] as Q1.16 value	0 to	extend coefficient to Q1.30									
0x61b: Filter 4 coefficent a[1]	Filter coefficent a[1] as Q1.30 value (Q1.33 together with lower bits register)	•										
0x61c: Filter 4 coefficent b[2]	Filter coefficent b[2] as Q1.16 value	0 to	extend coefficient to Q1.30									

0x61d: Filter 4 coefficent a[2]	Filter coefficent a[2] as Q1.30 value (Q	1.33 together with lower bits regist	er)									
0x61e: Filter 4 coefficent lower bits	lower bits of a[2] lower bits of a[1]											
0x61f: Filter 4 control						Enable Blanking	Enable Filter					
0x620: Filter 2b coefficent b[0]	Filter coefficent b[0] as Q1.16 value			0 to extend coefficient to	Q1.30							
0x622: Filter 2b coefficent b[1]	Filter coefficent b[1] as Q1.16 value			0 to extend coefficient to	Q1.30							
0x623: Filter 2b coefficent a[1]	Filter coefficent a[1] as Q1.30 value for	er coefficent a[1] as Q1.30 value for one clock after blank (Q1.33 together with lower bits register)										
0x624: Filter 2b coefficent b[2]	Filter coefficent b[2] as Q1.16 value	Q1.30										
0x625: Filter 2b coefficent a[2]	Filter coefficent a[2] as Q1.30 value for	one clock after blank (Q1.33 toget	her with lowe	er bits register)								
0x626: Filter 2b coefficent lower bits	lower bits of a[2]		lower bits o	f a[1]								
0x630: hardware filter frequency	Corner frequency of hardware filter in r	nHz	•									
0x631: hardware filter information	filter order	band: lowpass	family			0: hardware filter	enabled					
0x634: highpass filter frequency	Corner frequency of highpass filter in n	nHz	•			•	,					
0x635: highpass filter information	filter order		1: software filter	enabled								
0x638: lowpass filter frequency	Corner frequency of lowpass filter in m	Hz	•			•						
0x639: lowpass filter information	filter order	band: lowpass	family			1: software filter	enabled					

# **DAC Registers**

Register	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8 7	7 6	5 5	4	3	2	1 0
0x780: DAC A Offset																	DA	.C O	ffset											
0x781: DAC B Offset																	DA	.C O	ffset											
0x782: DAC C Offset																	DA	.C O	ffset											

Retrieved from "http://wiki.mcs.de.com/index.php?title=ME2100\_User\_Guide&oldid=25253"

<sup>■</sup> This page was last modified on 4 October 2018, at 10:49.