




# **COL215 DIGITAL LOGIC AND SYSTEM DESIGN**

Sequential Circuits :  
Counters and Timing  
9 August 2017

# Binary Counters

0	0 0 0 0
1	0 0 0 1
2	0 0 1 0
3	0 0 1 1
4	0 1 0 0
5	0 1 0 1
6	0 1 1 0
7	0 1 1 1
8	1 0 0 0
9	1 0 0 1
10	1 0 1 0
11	1 0 1 1
12	1 1 0 0
13	1 1 0 1
14	1 1 1 0
15	1 1 1 1

# Asynchronous Counter



# Asynchronous Counter





Figure out what this circuit does

# Synchronous Counter



# Synchronous Counter

- $T_0 = 1$
- $T_1 = Q_0$
- $T_2 = Q_0 \cdot Q_1$
- $T_3 = Q_0 \cdot Q_1 \cdot Q_2$
- ...
- $T_{i+1} = T_i \cdot Q_i$

# Modulo-n Synchronous Counter

As an example, let  $n = 13$


After 12 (1100), the count should go to 0 (0000)

Signal  $\text{EoC} = Q_3 \cdot Q_2 \cdot Q'_1 \cdot Q'_0$


- $T_0 = 1 \cdot \text{EoC}'$
- $T_1 = Q_0 \cdot \text{EoC}'$
- $T_2 = Q_0 \cdot Q_1 + \text{EoC}$
- $T_3 = Q_0 \cdot Q_1 \cdot Q_2 + \text{EoC}$



# Ring Counter




# Johnson Counter







# Displaying counter / register contents



# Sharp and smooth transitions




# Continuous and discrete levels




# Brightness level and Duty cycle

duty cycle =  
fraction of the time for which signal is 1  
=> brightness level




for persistence of vision  
frequency  $\geq 25$  Hz


# Generating signal with given duty cycle



# Signal to drive LED



# Brightness Level





# Saturating up/down counter

0 0 0 0  
 0 0 0 1  
 0 0 1 0  
 0 0 1 1  
 0 1 0 0  
 0 1 0 1  
 0 1 1 0  
 0 1 1 1  
 1 0 0 0  
 1 0 0 1  
 1 0 1 0  
 1 0 1 1  
 1 1 0 0  
 1 1 0 1  
 1 1 1 0  
 1 1 1 1

$$\text{max} = Q_0 \cdot Q_1 \cdot \dots \cdot Q_{k-1}$$

Count up (x=1):

- $T_0 = 1$
- $T_{i+1} = T_i \cdot Q_i$

Count down (x=0):

- $T_0 = 1$
- $T_{i+1} = T_i \cdot \overline{Q_i}$

- $T_0 = x \cdot \overline{\text{max}} + \overline{x} \cdot \overline{\text{min}}$

- $T_{i+1} = T_i \cdot (x \cdot Q_i + \overline{x} \cdot \overline{Q_i})$

$$\text{min} = \overline{Q_0} \cdot \overline{Q_1} \cdot \dots \cdot \overline{Q_{k-1}}$$

Saturation:

- $T_0 = \overline{\text{max}}$
- $T_{i+1} = T_i \cdot Q_i$

Saturation:

- $T_0 = \overline{\text{min}}$
- $T_{i+1} = T_i \cdot \overline{Q_i}$

# What we have discussed so far

Text book: “Fundamentals of Digital Logic with VHDL Design” by S Brown and Z Vranesic.

Chapter 1: Design Concepts

Chapter 2: Introduction to Logic (2.1 to 2.9)

Chapter 4: Optimized Implementation . . . (4.1 to 4.3)

Chapter 6: Combinational Circuit Building . . . (6.1 to 6.3)

Chapter 7: Flip-flops, Registers . . . (7.1 to 7.11)



THANKS