## Course coverage chapter-wise

Chapter	Topics	Sections	Relevant
1	Total distant	to read	Exercises
1 2	Introduction	all	21 22
2	Combinational circuits	all	2.1 - 2.3,
	Basic gates, Boolean Algebra		2.7 - 2.15,
	Proving Boolean identities, functionally complete sets of gates,  P. G. C. B. S. C. C. S.		2.20 - 2.47,
	PoS, SoP, canonical forms		2.50 - 2.52
	VHDL - introduction		
3	Transistor circuits	3.1 - 3.10	3.1 - 3.13,
	NMOS/PMOS/CMOS gates, transistor characteristics, voltage		3.25 - 3.28,
	levels, noise margins, delays, power, fan-in, fan-out, tri-state		3.36 - 3.55
	buffer, transmission gate		
	Programmable modules		
	Programmable logic and universal logic modules (ULMs),		
	multiplexers as ULMs, Shannon's expansion, look-up tables as		
	ULMs, PLAs, PALs, CPLDs, FPGAs, Various programmable		
	structures, mask programmable gate arrays, field programming		
4	techniques, floating gate transistor, SRAM and DRAM cells	44 45	11
4	Logic minimization	4.1 - 4.5,	all
	Karnaugh maps and their use for logic minimization	4.8 - 4.9	
	Tabular method for logic minimization		.,
5	Number representation and arithmetic circuits	5.1 - 5.6,	all
	Representing unsigned and signed numbers, radix conversion,	5.7.3, 5.9	
	BCD		
	Operations and circuit design for binary addition, subtraction,		
	comparison, shift		
	Overflow detection, addition speed up using carry look ahead		
	Array multipliers with carry propagate andcarry save adders	.,	
6	Combinational modules	all	6.1 - 6.15,
	Common modules - multiplexers, de-multiplexers, decoder,		6.18 - 6.37
	encoder, priority encoder		
7	VHDL - concurrent and sequential assignments  Convertial Ginarian	7.1 -	7.1 - 7.11,
/	Sequential Circuits	7.1 - 7.14.1,	7.1 - 7.11, 7.13 - 7.31,
	Simple storage element, SR and D latches, Edge triggered flip- flore, Positions and sountage.	7.14.1,	7.13 - 7.31, 7.33 - 7.40
	flops, Registers and counters	7.15 - 7.16	7.33 - 7.40
8	VHDL - sequential circuits  Complements as a sequential singuita	all	all
О	Synchronous sequential circuits	all	all
	• State transition diagrams, state transition tables, circuit structure, state representation, implementation with different types of flip-		
	flops, VHDL representation  • FSM model, state equivalence, equivalence partitioning, state		
	compatibility in incompletely specified FSMs		
	Algorithmic state machine (ASM) charts		
9	Asynchronous sequential circuits	all	9.1 - 9.14,
,	Analyzing asynchronous sequential circuits by building excitation	an	9.16 - 9.22
	tables and flow tables		).10 J.LL
	<ul> <li>Synthesizing asynchronous circuits from flow tables and</li> </ul>		
	excitation tables		
	Static and dynamic hazards, state assignment and races		
10	System design	all	10.1 - 10.9,
10	Datapath - controller partition, building blocks	an	10.12 - 10.23
	·		10.12 - 10.23
	Besign examples		
	Clock skew, flip-flop/register set up and hold times, datapath delays and clock period, meta-stability, switch de-bouncing		
	uerays and clock period, meta-stability, switch de-bounding	1	

11	Testing	11.1 - 11.7	11.1 - 11.14
	Testing problem, fault models, fault coverage		
	Boolean differences, path sensitization, D-algorithm		
	ATPG, DFT, BIST		
FPGA literature	Spartan-6 FPGA configurable logic block user guide:	Pages	
	Configurable logic block in Spartan 6 FPGA, types of slices, resources	7-16,	
	in a slice (look-up tables, flip-flops, multiplexers, fast carry chain)	31-35,	
		40,42	
	Block memory generator product guide:	Pages	
	Overview, memory type, selectable memory algorithm, operating	5,7,9,	
	modes	39-47	
	Spartan-6 FPGA DSP48A1 slice user guide:	Pages	
	DSP48A1 in Spartan 6 FPGA, using DSP48A1 for weighted sum,	5-8, 14-	
	pipelining options	19, 23-27	
	Basys 3 FPGA board reference manual:	Pa,ges	
	Overview, VGA port, Basic I/O	1,2,	
		10-17	