





COL215 DIGITAL LOGIC AND SYSTEM DESIGN

Sequential Circuits :
Registers and Register File
08 August 2017


Lecture Outline

- Flip-flops
 - Initializing contents
 - Different types of flip-flops
- Registers
 - Serial
 - Parallel
- Register File
 - Addressing
- Lab Exercise 3


Edge triggered D Flip-Flop




Edge triggered D Flip-Flop




Edge triggered D Flip-Flop




Edge triggered D Flip-Flop




Edge triggered D Flip-Flop




Edge triggered D Flip-Flop




Edge triggered D Flip-Flop




Edge triggered D Flip-Flop



Edge triggered D Flip-Flop




D Latch and Flip-Flops




Level
triggered

Level
sensitive



Negative edge
triggered



Negative edge
sensitive



Positive edge
triggered


Positive edge
sensitive

D Flip-Flops with Set and Reset




“Set” and “Reset” are also called “Preset” and “Clear”

Master-Slave D Flip-Flop with S, R



Edge triggered D Flip-Flop with S, R







Set/Reset :

synchronous or asynchronous

- Asynchronous : not timed with clock
- Synchronous : timed with clock

Set / Reset operation	D input of flip-flop
Set operation only	$S + D$
Reset operation only	$D \cdot \overline{R}$
Set & Rest, Set overrides	$S + (D \cdot \overline{R})$
Set & Reset, Reset overrides	$(S + D) \cdot \overline{R}$

Different types of Flip-Flops



S	R	Q(t+1)
0	0	Q (t)
0	1	0
1	0	1
1	1	XXX

D	Q(t+1)
0	0
1	1

T	Q(t+1)
0	Q (t)
1	\overline{Q} (t)

J	K	Q(t+1)
0	0	Q (t)
0	1	0
1	0	1
1	1	\overline{Q} (t)


$$D = T \cdot \overline{Q} + \overline{T} \cdot Q$$

$$D = J \cdot \overline{Q} + \overline{K} \cdot Q$$

$$S = T \cdot \overline{Q}, R = T \cdot Q$$


$$S = J \cdot \overline{Q}, R = K \cdot Q$$

Register




Parallel In
Parallel Out

Parallel in Parallel out Register Symbol




Register

Serial In
Serial Out




Register : Serial & Parallel




<u>Mode</u>	<u>Operation</u>
0 0	No change
0 1	Shift right
1 0	Shift left
1 1	Parallel load

Register : Serial & Parallel




Mode	Operation
0 0	No change
0 1	Shift right
1 0	Shift left
1 1	Parallel load

Register File $n \times m$




Parallel In
Parallel Out

Register File with addressing




Lab Exercise 3

- Design 8x4 register file with 2 read and 1 write ports



Lab Exercise 3 continued

- In-place interchange of two registers in three XOR steps





THANKS