


#### req<sub>2</sub> 3-Port Switch ack<sub>2</sub> dest<sub>2</sub> **ENTITY Switch3 IS** PORT ( req: IN bit\_vector (2 downto 0); req<sub>1</sub> ack<sub>1</sub> ack: OUT bit\_vector (2 downto 0); dest₁ din: IN bit vector (2 downto 0); dout: OUT bit vector (2 downto 0); dout<sub>1</sub> dest2 : IN bit\_vector (1 downto 0); dest1 : IN bit\_vector (1 downto 0); req<sub>0</sub> ack<sub>∩</sub> dest0: IN bit vector (1 downto 0); dest<sub>o</sub> src: OUT bit vector (1 downto 0) END Switch3;

## 3-Port Switch Design



### VHDL statements learned so far

#### Concurrent

- Concurrent signal assignment
- Selected signal assignment
- Conditional signal assignment
- Process statement
- Component instantiation statement

#### Sequential

- [Sequential] signal assignment
- Case statement
- If statement

To be introduced today

```
ENTITY mux_3_1 IS
 PORT (X: IN bit_vector (2 downto 0);
         S: IN bit vector (1 downto 0);
                                                 X /▶
         e: IN bit;
         y: OUT bit
END mux_3_1;
ENTITY mux 3 1 2bit IS
 PORT (X2: IN bit vector (1 downto 0);
                                                 X2 /
         X1: IN bit vector (1 downto 0);
         X0: IN bit_vector (1 downto 0);
         S: IN bit vector (1 downto 0);
         e: IN bit;
         y: OUT bit
END mux 3 1 2bit;
```

```
ENTITY de-mux 1 3 IS
 PORT (x: IN
                bit;
               bit;
        e: IN
        S: IN bit_vector (1 downto 0);
        Y: OUT bit vector (2 downto 0)
        );
END de-mux_1_3;
ENTITY Priority_3 IS
 PORT (X: IN bit_vector (2 downto 0);
        S: OUT bit_vector (1 downto 0);
        e: OUT bit
END Priority_3;
```

### 3-Port Switch

ARCHITECTURE structural OF Switch3 IS BEGIN

SIGNAL s\_addr, d\_addr : bit\_vector (1 downto 0); SIGNAL request, data: bit; SIGNAL one :bit := '1' data din dout src <= s addr;</pre> {component instantiations} ack d\_add **END ARCHITECTURE structural;** req 7 s addr request

# Component instantiations

```
Priority_encoder:
```

ENTITY WORK.Priority\_3 (cond)

PORT MAP (req, s\_addr, request);

positional association

#### Priority\_encoder:

ENTITY WORK.Priority\_3 (cond)

PORT MAP (


x = req,

named association


 $s => s_addr,$ 

e => request

);



definition



instance

# Component instantiations

```
Priority_encoder: ENTITY WORK.Priority_3 (cond)
PORT MAP (req, s_addr, request);
```

```
Data_mux: ENTITY WORK.mux_3_1 (ssa) PORT MAP (din, s_addr, one, data);
```

```
Addr_mux: ENTITY WORK.mux_3_1_2bit (ssa)
PORT MAP (dest2, dest1, dest0, s_addr, d_addr);
```

```
Data_dmux: ENTITY WORK.de-mux_1_3 (ssa)
PORT MAP (data, request, d_addr, dout);
```

Ack\_dmux: ENTITY WORK.de-mux\_1\_3 (ssa) PORT MAP (one, request, s\_addr, ack);

### 3-Port Switch

```
ARCHITECTURE combined OF Switch3 IS BEGIN
```

```
SIGNAL s_addr, d_addr : bit_vector (1 downto 0); SIGNAL request, data : bit;
```

Priority\_encoder\_process;


```
Data_mux_process;
```

Addr\_mux\_process;

Data\_dmux\_process;

Ack\_dmux\_process;

src <= s\_addr;
END ARCHITECTURE combined;</pre>



## VHDL description of D Latch

```
ENTITY latch IS
 PORT (D, C: IN BIT; Q, Q : OUT BIT);
END latch;
ARCHITECTURE asynch OF latch IS
 SIGNALS, R
                    : BIT;
BEGIN
 S <= C NAND D;
 R <= C NAND (NOT D);
 Q \le S NANDQ;
 Q \leq R NAND Q;
END asynch;
```

## VHDL description of D Latch

```
ENTITY latch IS
 PORT (D, C: IN BIT; Q, Q : OUT BIT);
END latch;
ARCHITECTURE asynch OF latch IS
 SIGNALS, R, P, P: BIT;
BEGIN
 S <= C NAND D;
 R <= C NAND (NOT D);
 P <= S NAND P ;
   <= R NAND P ;
   <= P;
 Q \leq P;
END asynch;
```

# Conditional signal assignment


```
ENTITY latch IS
 PORT (D, C: IN BIT; Q, Q : OUT BIT);
END latch;
ARCHITECTURE csa OF latch IS
 SIGNAL P: BIT;
BEGIN
 P <= D WHEN C = '1' ELSE P;
 Q \leq P;
 Q \le NOTP;
END csa;
```

# Conditional signal assignment

```
ENTITY latch IS
 PORT (D, C: IN BIT; Q, Q : OUT BIT);
END latch;
ARCHITECTURE csa OF latch IS
 SIGNAL P: BIT;
BEGIN
 P <= D WHEN C = '1' ELSE P;
 Q \leq P;
 Q \le NOTP;
END csa;
```

## Two descriptions of D Latch


```
ENTITY latch IS
 PORT (D, C: IN BIT;
        Q, Q : OUT BIT);
END latch;
ARCHITECTURE asynch
 OF latch IS
 SIGNAL S , R , P, P_: BIT;
BEGIN
 S <= C NAND D;
 R <= C NAND (NOT D);
 P <= S NAND P ;
 P <= R NAND P ;
 Q \leq P;
 Q \leq P;
END asynch;
```



```
ARCHITECTURE csa
OF latch IS
SIGNAL P: BIT;
BEGIN
P <= D WHEN C = '1';

Q <= P;
Q_ <= NOT P;
END csa;
```

# Master-Slave D Flip-Flop



ENTITY MSFF IS

PORT (D, C: IN BIT; Q: OUT BIT);
END MSFF;

```
ARCHITECTURE dual OF MSFF IS

SIGNAL Qm : BIT;

D Q Q

BEGIN

Qm <= D WHEN C = '1';

Q <= Qm WHEN C = '0';

END dual;
```

### Clocked circuits

Check for '1' level PROCESS (clk)

BEGIN

IF clk = '1' THEN

.... first time on '1' level, later on rising edge END PROCESS;

Check for Rising edge

PROCESS (clk)
BEGIN
IF clk = '1' AND clk'EVENT THEN
.... only on rising edge
END PROCESS;

# D Flip-flop with Set/Reset

ENTITY DFFsr IS

PORT (d, clk, s, r: IN BIT;

q : OUT BIT);

END DFFsr;

# D Flip-flop with synch S/R

```
ARCHITECTURE synchronous OF DFFsr IS
BEGIN
 PROCESS (clk)
 BEGIN
   IF clk = '1' AND clk'EVENT THEN
    IF s = '1' THEN
                   q <= '1';
    ELSIF r = '1' THEN q <= '0';
                       q \le d;
    ELSE
    END IF;
   END IF;
 END PROCESS;
END ARCHITECTURE synchronous;
```

# D Flip-flop with asynch S/R

```
ARCHITECTURE asynchronous OF DFFsr IS
BEGIN
 PROCESS (clk, s, r)
 BEGIN
                                      q <= '1';
   IF s = '1' THEN
                                      q <= '0';
   ELSIF r = '1' THEN
   ELSIF clk = '1' AND clk'EVENT THEN q <= d;
   END IF;
 END PROCESS;
END ARCHITECTURE asynchronous;
```

# Multi-mode Register

**ENTITY Reg8 IS** 

PORT (SLin, SRin, Clk: IN bit; SLout, SRout OUT bit;


A: IN bit\_vector (0 TO 7);

Mode: IN bit\_vector (1 downto 0);

Q: OUT bit\_vector (0 TO 7)

);

**END ENTITY**;



# Multi-mode Register

```
ARCHITECTURE beh OF Reg8 IS
 SIGNAL t bit_vector (0 TO 7) := "00000000";
BEGIN
 PROCESS (CIk) BEGIN
   IF (Clk = '1' AND clk'EVENT) THEN
     CASE Mode IS
       WHEN "00" => t <= t;
       WHEN "01" => t \le SRin \& t (0 TO 6);
       WHEN "10" => t \le t (1 \text{ TO } 7) \& \text{SLin};
       WHEN "11" => t <= A;
     END CASE;
   END IF;
 END PROCESS;
 Q \leq t;
 SLout \leq Q(0);
 SRout \leq Q(7);
END ARCHITECTURE beh;
```

## Counter

```
ENTITY counter4 IS

PORT (

reset, clk: IN bit_logic;

count: OUT bit_vector (3 downto 0)

);

END ENTITY;
```

### Counter

```
ARCHITECTURE procedural OF counter4 IS
 SIGNAL t : bit_vector (3 downto 0);
BEGIN
 PROCESS (clk) BEGIN
   IF (clk = '0' AND clk'EVENT) THEN
     IF (reset = '1') THEN t <= "0000";
     ELSE t <= t + 1;
     END IF;
   END IF;
 END PROCESS;
 count <= t;
END ARCHITECTURE procedural;
```

