


### **Binary Counters**

```
0000
    0001
    0010
    0011
    0100
    0101
    0110
8
    1000
    1001
    1010
    1100
    1110
```

# Asynchronous Counter



# Asynchronous Counter





Figure out what this circuit does

# Synchronous Counter



# Synchronous Counter

• 
$$T_0 = 1$$

• 
$$T_1 = Q_0$$

• 
$$T_2 = Q_0 \cdot Q_1$$

• 
$$T_1 = Q_0$$
  
•  $T_2 = Q_0 \cdot Q_1$   
•  $T_3 = Q_0 \cdot Q_1 \cdot Q_2$ 

• 
$$T_{i+1} = T_i \cdot Q_i$$

### Modulo-n Synchronous Counter


As an example, let n = 13

After 12 (1100), the count should go to 0 (0000)


Signal EoC = 
$$Q_3 \cdot Q_2 \cdot Q'_1 \cdot Q'_0$$

- $T_0 = 1 \cdot EoC'$
- $T_1 = Q_0 \cdot EoC'$
- $T_2 = Q_0 \cdot Q_1 + EoC$
- $T_3 = Q_0 \cdot Q_1 \cdot Q_2 + EoC$

## Ring Counter



### Johnson Counter



### Displaying counter / register contents

Counter / Register


# Sharp and smooth transitions Clock Analog signals?

# Continuous and discrete levels time time


## Brightness level and Duty cycle


duty cycle = fraction of the time for which signal is 1 brightness level 0.50 0.25 0.75 for persistence of vision frequency >= 25 Hz

### Generating signal with given duty cycle



### Signal to drive LED





### Saturating up/down counter

$$max = Q_0.Q_1..Q_{k-1}$$

Count up 
$$(x=1)$$
:

• 
$$T_0 = 1$$

• 
$$T_{i+1} = T_i \cdot Q_i$$

### Count down (x=0):

• 
$$T_0 = 1$$

• 
$$T_{i+1} = T_i \cdot \overline{Q}_i$$

• 
$$T_0 = x \cdot \overline{max} + \overline{x} \cdot \overline{min}$$

• 
$$T_{i+1} = T_i \cdot (x \cdot Q_i + \overline{X} \cdot \overline{Q}_i)$$

$$min = \overline{Q}_0.\overline{Q}_1..\overline{Q}_{k-1}$$

#### Saturation:

• 
$$T_0 = \overline{max}$$

• 
$$T_{i+1} = T_i \cdot Q_i$$

#### Saturation:

• 
$$T_0 = \overline{\min}$$

• 
$$T_{i+1} = T_i \cdot \overline{Q}_i$$

### What we have discussed so far

Text book: "Fundamentals of Digital Logic with VHDL Design" by S Brown and Z Vranesic.

**Chapter 1: Design Concepts** 

Chapter 2: Introduction to Logic (2.1 to 2.9)

Chapter 4: Optimized Implementation . . . (4.1 to 4.3)

Chapter 6: Combinational Circuit Building . . . (6.1 to 6.3)

Chapter 7: Flip-flops, Registers . . . (7.1 to 7.11)

