




TOPST ND VER1

Rev.	Date	Description		Schematic Page	Remark
		Schematic	PCB		
V0.1	2023.07.07	- Initial Release	- Initial Release		







MIPI-CSI Connector




Title		
TOPST ND		
Size	Document Number	Rev
A	MIPI CSI	0.1
Date:	Tuesday, February 20, 2024	Sheet 4 of 11




MIPI-DSI Connector



Title		
TOPST ND		
Size	Document Number	Rev
A	MIPI-DSI	0.1
Date:	Tuesday, February 20, 2024	Sheet 5 of 11



PCIe Connector






Title		
TOPST ND		
Size	Document Number	Rev
A	PCIe Connector	0.1
Date:	Tuesday, February 20, 2024	Sheet 6 of 11

ETHERNET PHY



The diagram illustrates the internal structure of the RTL8211E Ethernet PHY. Key components and connections include:

- Power Supply:** The chip is powered by a 2.5V supply (VDD_25) and a 1.8V supply (VDD_18). The 2.5V supply is connected to the VDD_25 pin, and the 1.8V supply is connected to the VDD_18 pin.
- MDIO Interface:** The MDIO interface is connected to the MDIO pin of the MDIO controller. The MDIO pin is connected to the MDIO pin of the MDIO controller.
- Ethernet MAC Interface:** The Ethernet MAC interface is connected to the ETH_MDIO pins of the MDIO controller. The ETH_MDIO pins are connected to the ETH_MDIO pins of the MDIO controller.
- Internal Registers:** The internal registers are connected to the ETH_MDIO pins of the MDIO controller. The internal registers are connected to the ETH_MDIO pins of the MDIO controller.
- External Network:** The PHY is connected to an external network via an RJ45 connector and an Ethernet cable. The RJ45 connector is connected to the PHY's RJ45 pins, and the Ethernet cable is connected to the RJ45 pins of the RJ45 connector.



GPIO_A00	GMAC_TXCLK
GPIO_A01	GMAC_MDC
GPIO_A02	GMAC_MDIO
GPIO_A03	GMAC_RXD0
GPIO_A04	GMAC_RXD1
GPIO_A05	GMAC_TXD0
GPIO_A06	GMAC_TXD1
GPIO_A07	GMAC_TXEN
GPIO_A08	GMAC_RXDV
GPIO_A09	GMAC_RXD2
GPIO_A10	GMAC_RXD3
GPIO_A11	GMAC_TXD2
GPIO_A12	GMAC_TXD3
GPIO_A13	GMAC_RXCLK
GPIO_A14	GMAC_IRQ#
GPIO_A15	PHY_RSTB


GPIO 40PIN HEADER




GPIO_E05 <> RESERVED0
GPIO_E06 <> RESERVED1

Title		
TOPST ND		
Size	Document Number	Rev
A	GPIO 40PIN HEADER	0.1
Date:	Tuesday, February 20, 2024	Sheet 8 of 11

FWDN_UART



DEBUG_UART



GPIO_C12 >>> FWDN_UT_TX
 GPIO_C13 >>> FWDN_UT_RX
 GPIO_G00 >>> DBG_UT_TX
 GPIO_G01 >>> DBG_UT_RX

Title			TOPST ND
Size	A3	Document Number	UART / C-Type Con
Date:	Tuesday, February 20, 2024	Sheet	9 of 11
Rev	0.1		

