
L
Q_1^+
D
Q
Q_1
$\overline{Q}$
P
Q_0^+
D
Q
Q_0
Clock
Next state logic
State memory
Output logic