
D3
D2
D1
D0
RSI
$S_1$
$S_0$
LSI
Clear
Clk
Q3
Q2
Q1
Q0