

Big Endian


Memory

Addr

Addr + 1

Addr + 2

Addr + 3



MS byte (big end) at
the lowest address

Increasing address
↓

Little Endian


Memory

Addr

Addr + 1

Addr + 2

Addr + 3



LS byte (little end) at
the lowest address