

Case Study for 32-bit Pipelined CPU design with New ALU Architecture

12/02/2016

A20345929

Namsik Kong

1. INTRODUCTION

This Report will describes the “Case Study for 32-bit Pipelined CPU design with New ALU Architecture”. The objective of this project is to understand a 32-bit Pipelined Central Processing Unit (CPU). As the name of the design declares, the word length of the data used in the circuits is 32 bits. Furthermore, since this circuit is pipelined, more than one instruction can be executed simultaneously. The operation of the circuit is synchronized by an externally set clock signal. Also the instruction signals for addressing the memory file, selecting the Arithmetic Logic Unit (ALU) operands and specifying the operation of the ALU are also external. The correct synchronization of those signals with the critical data path delay of the circuit that will determine the minimum operating period is one of the objectives of the project.

2. ANALYSIS

- CASE STUDY 1

1) Generate the display screenshot or the text output of the RTL simulation and the screenshot from simvision with provided test bench (tb_cpu.v)

(1) cpu_CLA.v

```
Compiling source file "tb_cpu.v"
Compiling source file "cpu_CLA.v"

Warning! Too few module port connections
"cpu_CLA.v", 636: CLA0(.s(s[15:0]), .a(a[15:0]),
.b(b[15:0]), .c0(c0), .c16(c16), .p_16(p[0]), .
g_16(g[0])) [Veri

Warning! Too few module port connections
"cpu_CLA.v", 615: CLA0(.s(s[3:0]), .a(a[3:0]),
.b(b[3:0]), .c0(c0), .c4(c4), .g_4(g[0]), .p_4(p[
0])) [Veri

Warning! Too few module port connections
"cpu_CLA.v", 616: CLA1(.s(s[7:4]), .a(a[7:4]),
.b(b[7:4]), .c0(c4), .c4(c8), .g_4(g[1]), .p_4(p[
1])) [Veri


Warning! Too few module port connections
"cpu_CLA.v", 617: CLA2(.s(s[11:8]), .a(a[11:8]),
.b(b[11:8]), .c0(c8), .c4(c12), .g_4(g[2]), .p_4(
p[2])) [Veri

Warning! Too few module port connections
"cpu_CLA.v", 615: CLA0(.s(s[3:0]), .a(a[3:0]),
.b(b[3:0]), .c0(c0), .c4(c4), .g_4(g[0]), .p_4(p[
0])) [Veri

Warning! Too few module port connections
"cpu_CLA.v", 616: CLA1(.s(s[7:4]), .a(a[7:4]),
.b(b[7:4]), .c0(c4), .c4(c8), .g_4(g[1]), .p_4(p[
1])) [Veri

Warning! Too few module port connections
"cpu_CLA.v", 617: CLA2(.s(s[11:8]), .a(a[11:8]),
.b(b[11:8]), .c0(c8), .c4(c12), .g_4(g[2]), .p_4(
p[2])) [Veri

Highest level modules:
stimulus
L30 "tb_cpu.v": $finish at simulation time 501
7 warnings
0 simulation events (use +profile or +listcounts option to count)
rated events
CPU time: 0.0 secs to compile + 0.1 secs to link + 0.7 secs in si
```



(2) cpu_CRA.v

Unpublished -- rights reserved under the copyright laws of the United States.
Copyright (c) 1995-2004 UNIX Systems Laboratories, Inc. Reproduced with Permission.

THIS SOFTWARE AND ON-LINE DOCUMENTATION CONTAIN CONFIDENTIAL INFORMATION AND TRADE SECRETS OF CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE DESIGN SYSTEMS, INC.

RESTRICTED RIGHTS LEGEND
Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 or subparagraphs (c)(1) and (2) of Commercial Computer Software -- Restricted Rights at 48 CFR 52.227-19, as applicable.

Cadence Design Systems, Inc.
555 River Oaks Parkway
San Jose, California 95134

For technical assistance please contact the Cadence Response Center at 1-877-CDS-4911 or send email to support@cadence.com

For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "tb_cpu.v"
Compiling source file "cpu_CRA.v"

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CRA.v", 557: cra0(sum[7:0]), .c_out(c7),
.a(a[7:0]), .b(b[7:0]), .cin(cin))

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CRA.v", 558: cra1(sum[15:8]), .c_out(c15),
.a(a[15:8]), .b(b[15:8]), .cin(cin))

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CRA.v", 559: cra2(sum[23:16]), .c_out(c25),
.a(a[23:16]), .b(b[23:16]), .cin(cin))

Highest level modules:


stimulus

L30 "tb_cpu.v": \$finish at simulation time 501

3 warnings

0 simulation events (use +profile or +listcounts option to count) + 21024 accelerated events

CPU time: 0.0 secs to compile + 0.1 secs to link + 0.7 secs in simulation



(3) cpu_CSA.v

subparagraphs (c)(1) and (2) of Commercial Computer Software -- Restricted Rights at 48 CFR 52.227-19, as applicable.

Cadence Design Systems, Inc.
555 River Oaks Parkway
San Jose, California 95134

For technical assistance please contact the Cadence Response Center at 1-877-CDS-4911 or send email to support@cadence.com

For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "tb_cpu.v"
Compiling source file "cpu_CSA.v"

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSA.v", 580: cs0_15(s[s[15:0]), .c_out(c),
.a(a[15:0]), .b(b[15:0]), .cin(cin))

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSA.v", 582: cs0_3(s[s[3:0]), .c_out(c[0]),
.a(a[3:0]), .b(b[3:0]), .cin(cin))

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSA.v", 583: cs4_7(s[s[7:4]), .c_out(c[1]),
.a(a[7:4]), .b(b[7:4]), .cin(cin))

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSA.v", 584: cs8_11(s[s[11:8]), .c_out(c[2]),
.a(a[11:8]), .b(b[11:8]), .cin(cin))

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSA.v", 582: cs0_3(s[s[3:0]), .c_out(c[0]),
.a(a[3:0]), .b(b[3:0]), .cin(cin))

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSA.v", 583: cs4_7(s[s[7:4]), .c_out(c[1]),
.a(a[7:4]), .b(b[7:4]), .cin(cin))

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSA.v", 584: cs8_11(s[s[11:8]), .c_out(c[2]),
.a(a[11:8]), .b(b[11:8]), .cin(cin))

Highest level modules:


stimulus

L30 "tb_cpu.v": \$finish at simulation time 501

7 warnings

0 simulation events (use +profile or +listcounts option to count) + 21065 accelerated events

CPU time: 0.0 secs to compile + 0.1 secs to link + 0.7 secs in simulation



(4) cpu_CSeA.v

Cadence Design Systems, Inc.
555 River Oaks Parkway
San Jose, California 95134

For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

```
Compiling source file "tb_cpu.v"
Compiling source file "cpu_CSeA.v"
```

```
Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSEa.v", 606: cse1(.s(s[15:0]), .cout(c), .
a(a[15:0]), .b(b[15:0]), .cin(cin))
```

```
Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSeA.v", 591: c1(.s(s[3:0]), .cout(c[1]), .
a(a[3:0]), .b(b[3:0]), .cin(cin))
```

```
Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSeA.v", 592: c2(.s(s[7:4]), .cout(c[2]), .
a(a[7:4]), .b(b[7:4]), .cin(c[1]))
```

```
Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSEa.v", 593: c3(.s(s[11:8]), .cout(c[3]), .
a(a[11:8]), .b(b[11:8]), .cin(c[2]))
```

```
Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSeA.v", 591: c1(s[s[3:0]], .cout(c[1]), .
a(a[3:0]), .b(b[3:0]), .cin(cin))
```

```
Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSEa.v", 592: c2(.s(s[7:4]), .cout(c[2]), .
a(a[7:4]), .b(b[7:4]), .cin(c[1]))
```


```
Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSeA.v", 593: c3(s[s[11:8]], .cout(c[3]), .
a(a[11:8]), .b(b[11:8]), .cin(c[2]))
```

```

Highest level modules:
stimulus

L30 "tb_cpu.v": $finish at simulation time 501
7 warnings
0 simulation events (use +profile or +listcounts option to count) + 21936 accelerated events
CPU time: 0.0 secs to compile + 0.1 secs to link + 0.7 secs in simulation

```



(1) cpu_CLA.v

Beginning Mapping Optimizations (Medium effort) (Incremental)				cellrep x	timing rep x
Beginning Incremental Implementation Selection					
Beginning Delay Optimization Phase					
ELAPSED TIME	AREA	WORST NET TOTAL SLACK	DESIGN RULE COST	ENDPOINT	
02:00:02	48566.4	0.00	0.0	3.0	
02:00:03	48566.4	0.00	0.0	3.0	
02:00:03	48566.4	0.00	0.0	3.0	
Beginning Design Rule Fixing (max.capacitance)					
ELAPSED TIME	AREA	WORST NET TOTAL SLACK	DESIGN RULE COST	ENDPOINT	
02:00:03	48566.4	0.00	0.0	3.0	
Loading db file "/apps/PrjBKF45/ousu_soc/lib/Files/gsc145nm.db"					
***** Warning: Design "ousu" contains 1 high-fanout nets. A fanout number of 1000 will be used for del ay calculations involving these nets. (TIM-134) Net "clk": 1024 load(s), 1 driver(s) *****					
1 check_design 1 #report constraint violations set filename [Format "%Isa" \$my_toplevel ".vh"] cpu.vh write -f verilog -output filename Writing verilog file "/home/ousu/ncs63/project/cpu_CLB/cpu.vh". 1 set filename [Format "%Isa" \$my_toplevel ".ods"] cpu.ods write_ods filename 1 #set filename [Format "%Isa" \$my_toplevel ".db"] #write -f db -hier -output filename \$force_db redirect timing_rep (-report_timing) redirect cell_rep (-report_cell) redirect power_rep (-report_power) quit					
Thank you...					
Total 14359 cells				48566.448185	26.14

(2) cpu_CRA.v

Beginning Mapping Optimizations (Medium Effort) (Incremental)																			
Beginning Incremental Implementation Selection																			
Beginning Delay Optimization Phase																			
ELAPSED TIME	AREA	WORST SLACK	NEG SLACK	TOTAL RULE COST	DESIGN COST	ENDPOINT													
0:00:02	48610.1	0.00	0.0	2.9															
0:00:03	48610.1	0.00	0.0	2.9															
0:00:03	48610.1	0.00	0.0	2.9															
Beginning Design Rule Fixing (max_capacitance)																			
ELAPSED TIME	AREA	WORST SLACK	NEG SLACK	TOTAL RULE COST	DESIGN COST	ENDPOINT													
0:00:03	48610.1	0.00	0.0	2.9															
Loading db file /apps/FreesiP445/oss_soc/lib/files/gsc145nm.db																			
Optimization Complete																			
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)																			
Net 'clk': 1624 load(s), 1 driver(s)																			
1 check_design																			
1 #report_constraint -all_violators																			
set_filename [format "%s" \$my_toplevel ".vh"]																			
cpu.vh																			
write -f verilog -output \$filename																			
Writing verilog file /home/gkim/ece429/project/cpu_CRA/cpu.vh.																			
1																			
set_filename [format "%s" \$my_toplevel ".sdc"]																			
cpu.sdc																			
write_sdc \$filename																			
1																			
#set_filename [format "%s" \$my_toplevel ".db"]																			
#write -f db -hier -output \$filename -xg_force_db																			
redirect timing.rep { report_timing }																			
redirect cell.rep { report_cell }																			
redirect power.rep { report_power }																			
quit																			
Thank you...																			

Beginning Incremental Implementation Selection

Beginning Delay Optimization Phase

ELAPSED TIME	AREA	WORST SLACK	NEG TOTAL SLACK	DESIGN RULE COST	ENDPOINT
0:00:01	49150.7	0.00	0.0	3.0	
0:00:02	49150.7	0.00	0.0	3.0	
0:00:03	49150.7	0.00	0.0	3.0	

Beginning Design Rule Fixing (max_capacitance)

ELAPSED TIME	AREA	WORST SLACK	NEG TOTAL SLACK	DESIGN RULE COST	ENDPOINT
0:00:03	49150.7	0.00	0.0	3.0	

Loading db file '/apps/FreePDK45/osu_soc/lib/files/gscl45nm.db'

Optimization Complete

Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (T1H-134)

Net 'clk': 1524 load(s), 1 driver(s)

1 check_design

1

#report_constraint -all_violators

set filename [format "%s%s" \$my_toplevel ".vh"]

cpu.vh

write -f verilog -output \$filename

Writing verilog file '/home/gun/sec429/project/cpu_Cse/cpu.vh'.

set filename [format "%s%s" \$my_toplevel ".sdc"]

cpu.sdc

write_sdc \$filename

1

#set filename [format "%s%s" \$my_toplevel ".db"]

#write -f db -hier -output \$filename -sg_force_db

redirect timing.rep { report_timing }

redirect cell.rep { report_cell }

redirect power.rep { report_power }

quit

Thank you...

Elapsed Time = 2:28.99, CPU Time = 146.569

cell rep

timing rep

o/tr/t10/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t11/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t12/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t13/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t14/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t15/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t16/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t17/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t18/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t19/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t20/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t21/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t22/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t23/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t24/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t25/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t26/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t27/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t28/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t29/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t30/b1	TBUF2X2	gscl45nm	3.754400	n		
o/tr/t31/b1	TBUF2X2	gscl45nm	3.754400	n		
wb/bd/me0/qout_reg	DFFPOSX1	gscl45nm	7.978100	n		
wb/bd/me1/qout_reg	DFFPOSX1	gscl45nm	7.978100	n		
wb/bd/me2/qout_reg	DFFPOSX1	gscl45nm	7.978100	n		
wb/bd/me3/qout_reg	DFFPOSX1	gscl45nm	7.978100	n		
wb/bd/me4/qout_reg	DFFPOSX1	gscl45nm	7.978100	n		

Total 14577 cells					49150.726672	
1					slack (MET)	26.14

3) Provide the display screenshot or the text output of the post-synthesis simulation and the screenshot from simvision

(1) cpu_CLA.v

Cadence Design Systems, Inc.
555 River Oaks Parkway
San Jose, California 95134


For technical assistance please contact the Cadence Response Center at 1-877-CDS-4911 or send email to support@cadence.com

For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "gscl45nm.v"
Compiling source file "tb_cpu.v"
Compiling source file "cpu.vh"
Highest level modules:
BUF4
CLKBUF1
CLKBUF2
CLKBUF3
DFFNEGX1
DFFSR
FAX1
HAX1
INVX2
INVX4
INVX8
LATCH
MUX2X1
NAND3X1
NOR3X1
OAI22X1
OR2X2
TBUF4X1
stimulus

"gscl45nm.v", 299: Timing violation in stimulus.proj.\a/l3/rc30/qout_reg
\$setup(negedge D:35999, posedge CLK:36000, 0.09 : 9);

L30 "tb_cpu.v": \$finish at simulation time 50100
0 simulation events (use +profile or +listcounts option to count) + 199395 accel
erated events + 345566 timing check events
CPU time: 0.1 secs to compile + 0.2 secs to link + 0.1 secs in simulation



(2) cpu_CRA.v

555 River Oaks Parkway
San Jose, California 95134


For technical assistance please contact the Cadence Response Center at 1-877-CDS-4911 or send email to support@cadence.com

For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "gsc145nm.v"
Compiling source file "tb_cpu.v"
Compiling source file "cpu.vh"
Highest level modules:
AOI21X1
BUF4
CLKBUF1
CLKBUF2
CLKBUF3
DFFNEGX1
DFFSR
FAX1
HAX1
INVX2
INVX4
INVX8
LATCH
MUX2X1
NAND3X1
NOR3X1
OAI22X1
OR2X2
TBUF1
stimulus

"gsc145nm.v", 299: Timing violation in stimulus.proj.\a\l3\rc30\qout_reg
\$setup(negedge D:35999, posedge CLK:36000, 0.09 : 9);

L30 "tb_cpu.v": \$finish at simulation time 50100
0 simulation events (use +profile or +listcounts option to count) + 201694 accel
erated events + 345566 timing check events
CPU time: 0.1 secs to compile + 0.1 secs to link + 0.2 secs in simulation



(3) cpu_CSA.v


1-877-CDS-4911 or send email to support@cadence.com

For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "gsc145nm.v"
Compiling source file "tb_cpu.v"
Compiling source file "cpu.vh"
Highest level modules:
AOI21X1
BUF4
CLKBUF1
CLKBUF2
CLKBUF3
DFFNEGX1
DFFSR
FAX1
HAX1
INVX2
INVX4
INVX8
LATCH
MUX2X1
NAND3X1
NOR3X1
OAI22X1
OR2X2
TBUF1
stimulus

"gsc145nm.v", 299: Timing violation in stimulus.proj.\a\l3\rc30\qout_reg
\$setup(negedge D:35999, posedge CLK:36000, 0.09 : 9);

L30 "tb_cpu.v": \$finish at simulation time 50100
0 simulation events (use +profile or +listcounts option to count) + 203407 accel
erated events + 345558 timing check events
CPU time: 0.1 secs to compile + 0.1 secs to link + 0.2 secs in simulation



(4) cpu_CSeA

For technical assistance please contact the Cadence Response Center at 1-877-CDS-4911 or send email to support@cadence.com

For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "gsc145nm.v"

Compiling source file "tb_cpu.v"


Compiling source file "cpu.vh"

Highest level modules:

A0I21X1
BUFX4
CLKBUF1
CLKBUF2
CLKBUF3
DFFNEGX1
DFFSR
FAX1
HAX1
INVX2
INVX4
INVX8
LATCH
MUX2X1
NAND3X1
NOR3X1
OAI22X1
OR2X2
TBUF1X1
stimulus


"gsc145nm.v", 299: Timing violation in stimulus.proj.\a\l3/rc30/qout_reg
\$setup(negedge D:35999, posedge CLK:36000, 0.09 : 9);

L30 "tb_cpu.v": \$finish at simulation time 50100
0 simulation events (use +profile or +listcounts option to count) + 207669 accelerated events + 345638 timing check events
CPU time: 0.1 secs to compile + 0.1 secs to link + 0.1 secs in simulation




4) Summarize timing.rep.5.final. What is the maximum clock frequency this circuit can run

(1) cpu_CLA.v



(2) cpu_CRA.v



(3) cpu_CSA.v

0.525	m0pd/bb/me1/qout_reg/Q	v	B[1]	DFFPOSX1	0.216
18.844					
10.827	mb/ram/mer11/m0/m31/U3/D	^	n1017	A0I22X1	0.017
29.146					

$$\frac{1}{clock_{min}} = f_{max} \quad \frac{1}{D-Q} = f_{max} \quad \frac{1}{29.146 - 18.844} = 0.097069Hz$$

(4) cpu_CSeA.v

0.564	m0pd/bb/me1/qout_reg/Q	v	B[1]	DFFPOSX1	0.251
18.709					
10.874	mb/ram/mer18/m0/m31/U3/D	^	n1028	A0I22X1	0.020
29.019					

$$\frac{1}{clock_{min}} = f_{max} \quad \frac{1}{D-Q} = f_{max} \quad \frac{1}{29.019 - 18.709} = 0.096993Hz$$

5) Provide the display screenshot or the text output of the post-P&R simulation and the screenshot from simvision

(1) cpu_CLA.v

1-877-CDS-4911 or send email to support@cadence.com


For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "gscl45nm.v"
Compiling source file "tb_cpu.v"
Compiling source file "final.v"
Highest level modules:

BUF4
CLKBUF1
CLKBUF2
CLKBUF3
DFFNEGX1
DFFSR
FAX1
HAX1
INVX2
LATCH
MUX2X1
NAND3X1
NOR3X1
OAI22X1
OR2X2
TBUF1
stimulus

"gscl45nm.v", 299: Timing violation in stimulus.proj.\a\l3/rc30/qout_reg
\$setup(negedge D:36017, posedge CLK:36018, 0.09 : 9);

L30 "tb_cpu.v": \$finish at simulation time 50100
0 simulation events (use +profile or +listcounts option to count) + 203917 accel
erated events + 345566 timing check events
CPU time: 0.1 secs to compile + 0.1 secs to link + 0.2 secs in simulation



(2) cpu_CRA.v

restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 or subparagraphs (c)(1) and (2) of Commercial Computer Software -- Restricted Rights at 48 CFR 52.227-19, as applicable.

Cadence Design Systems, Inc.
555 River Oaks Parkway
San Jose, California 95134

For technical assistance please contact the Cadence Response Center at 1-877-CDS-4911 or send email to support@cadence.com


For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "gsc145nm.v"
Compiling source file "tb_cpu.v"
Compiling source file "final.v"
Highest level modules:

AOI21X1
BUF4
CLKBUF1
CLKBUF2
CLKBUF3
DFFNEGX1
DFFSR
FAX1
HAX1
INVX2
INVX4
LATCH
MUX2X1
NAND3X1
NOR3X1
OAI22X1
OR2X2
TBUF1
stimulus

"gsc145nm.v", 299: Timing violation in stimulus.proj.\a\l3\rc30\qout_reg
\$setup(negedge D:36017, posedge CLK:36018, 0.09 : 9);

L30 "tb_cpu.v": \$finish at simulation time 50100
0 simulation events (use +profile or +listcounts option to count) + 205645 accelerated events + 345566 timing check events
CPU time: 0.1 secs to compile + 0.1 secs to link + 0.2 secs in simulation



(3) cpu_CSA.v

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 or subparagraphs (c)(1) and (2) of Commercial Computer Software -- Restricted Rights at 48 CFR 52.227-19, as applicable.

Cadence Design Systems, Inc.
555 River Oaks Parkway
San Jose, California 95134

For technical assistance please contact the Cadence Response Center at 1-877-CDS-4911 or send email to support@cadence.com


For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "gsc145nm.v"
Compiling source file "tb_cpu.v"
Compiling source file "final.v"
Highest level modules:

AOI21X1
BUF4
CLKBUF1
CLKBUF2
CLKBUF3
DFFNEGX1
DFFSR
FAX1
HAX1
INVX2
INVX4
LATCH
MUX2X1
NOR3X1
OAI22X1
OR2X2
TBUF1
stimulus

"gsc145nm.v", 299: Timing violation in stimulus.proj.\a\l3\rc30\qout_reg
\$setup(negedge D:36017, posedge CLK:36018, 0.09 : 9);

L30 "tb_cpu.v": \$finish at simulation time 50100
0 simulation events (use +profile or +listcounts option to count) + 207877 accelerated events + 345566 timing check events
CPU time: 0.1 secs to compile + 0.1 secs to link + 0.2 secs in simulation



(4) cpu_CSeA.v

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(i) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 or subparagraphs (c)(1) and (2) of Commercial Computer Software -- Restricted Rights at 48 CFR 52.227-19, as applicable.

Cadence Design Systems, Inc.
555 River Oaks Parkway
San Jose, California 95134

For technical assistance please contact the Cadence Response Center at 1-877-CDS-4911 or send email to support@cadence.com


For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "gsc145nm.v"
Compiling source file "tb_cpu.v"
Compiling source file "final.v"
Highest level modules:

AOI2X1
BUF4
CLKBUF1
CLKBUF2
CLKBUF3
DFFNEGX1
DFFSR
FAX1
HAX1
INVX2
INVX4
LATCH
MUX2X1
NAND3X1
NOR3X1
OAI22X1
OR2X2
TBUF1
stimulus

"gsc145nm.v", 299: Timing violation in stimulus.proj.\a\l3\rc30\qout_reg
\$setup(negedge D:36017, posedge CLK:36018, 0.09 : 9);

L30 "tb_cpu.v": \$finish at simulation time 50100
0 simulation events (use +profile or +listcounts option to count) + 211984 accelerated events + 345638 timing check events
CPU time: 0.1 secs to compile + 0.1 secs to link + 0.2 secs in simulation



6) Generate a new test bench file (tb_test.v) for the following instruction set

- See the attached file, "tb_test.v"

7) Provide the display screenshot and the text output of the RTL simulation and the screenshot from simvision for each cpu desgin (cpu_CRA.v, cpu_CLA.v, cpu_CSA.v, cpu_CSeA.v) with the new generated test bench (tb_test.v)

(1) cpu_CLA.v

555 River Oaks Parkway
San Jose, California 95134

For technical assistance please contact the Cadence Response Center at 1-877-CDS-4911 or send email to support@cadence.com

For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "tb_test.v"
Compiling source file "cpu_CLA.v"

Warning! Too few module port connections [Verilog-TFNPIC]
"cpu_CLA.v", 636: CLA0(.s[s[15:0]], .a[a[15:0]],
.b[b[15:0]], .c0(c0), .c16(c16), .p_16(p[0]), .
g_16(g[0]))

Warning! Too few module port connections [Verilog-TFNPIC]
"cpu_CLA.v", 615: CLA0(.s[s[3:0]], .a[a[3:0]], .
b[b[3:0]], .c0(c0), .c4(c4), .g_4(g[0]), .p_4(p[0]))

Warning! Too few module port connections [Verilog-TFNPIC]
"cpu_CLA.v", 616: CLA1(.s[s[7:4]], .a[a[7:4]], .
b[b[7:4]], .c0(c4), .c4(c8), .g_4(g[1]), .p_4(p[1]))

Warning! Too few module port connections [Verilog-TFNPIC]
"cpu_CLA.v", 617: CLA2(.s[s[11:8]], .a[a[11:8]],
.b[b[11:8]], .c0(c8), .c4(c12), .g_4(g[2]), .p_4(p[2]))


Warning! Too few module port connections [Verilog-TFNPIC]
"cpu_CLA.v", 615: CLA0(.s[s[3:0]], .a[a[3:0]], .
b[b[3:0]], .c0(c0), .c4(c4), .g_4(g[0]), .p_4(p[0]))

Warning! Too few module port connections [Verilog-TFNPIC]
"cpu_CLA.v", 616: CLA1(.s[s[7:4]], .a[a[7:4]], .
b[b[7:4]], .c0(c4), .c4(c8), .g_4(g[1]), .p_4(p[1]))

Warning! Too few module port connections [Verilog-TFNPIC]
"cpu_CLA.v", 617: CLA2(.s[s[11:8]], .a[a[11:8]],
.b[b[11:8]], .c0(c8), .c4(c12), .g_4(g[2]), .p_4(p[2]))

Highest level modules:
stimulus

L30 "tb_test.v": \$finish at simulation time 501
7 warnings
0 simulation events (use +profile or +listcounts option to count) + 14688 accelerated events
CPU time: 0.0 secs to compile + 0.2 secs to link + 0.4 secs in simulation



(2) cpu_CRA.v

Copyright (c) 1995-2004 Cadence Design Systems, Inc. All Rights Reserved.
 Unpublished -- rights reserved under the copyright laws of the United States.

Copyright (c) 1995-2004 UNIX Systems Laboratories, Inc. Reproduced with Permission.

THIS SOFTWARE AND ON-LINE DOCUMENTATION CONTAIN CONFIDENTIAL INFORMATION AND TRADE SECRETS OF CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE DESIGN SYSTEMS, INC.
 RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 or subparagraphs (c)(1) and (2) of Commercial Computer Software -- Restricted Rights at 48 CFR 52.227-19, as applicable.

Cadence Design Systems, Inc.
 555 River Oaks Parkway
 San Jose, California 95134

For technical assistance please contact the Cadence Response Center at 1-877-CDS-4911 or send email to support@cadence.com

For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "tb_test.v"
 Compiling source file "cpu_CRA.v"

Warning! Too few module port connections [Verilog-TFNPC]
 "cpu_CRA.v", 557: cra0(.sum(sum[7:0]), .c_out(c7), .a(a[7:0]), .b(b[7:0]), .c_in(c_in))


Warning! Too few module port connections [Verilog-TFNPC]
 "cpu_CRA.v", 558: cra1(.sum(sum[15:8]), .c_out(c15), .a(a[15:8]), .b(b[15:8]), .c_in(c7))

Warning! Too few module port connections [Verilog-TFNPC]
 "cpu_CRA.v", 559: cra2(.sum(sum[23:16]), .c_out(c23), .a(a[23:16]), .b(b[23:16]), .c_in(c15))

Highest level modules:
 stimulus

L30 "tb_test.v": \$finish at simulation time 501
 3 warnings

0 simulation events (use +profile or +listcounts option to count) + 16246 accelerated events
 CPU time: 0.0 secs to compile + 0.1 secs to link + 0.4 secs in simulation



(3) cpu_CSA.v

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 or subparagraphs (c)(1) and (2) of Commercial Computer Software -- Restricted Rights at 48 CFR 52.227-19, as applicable.

Cadence Design Systems, Inc.
 555 River Oaks Parkway
 San Jose, California 95134

For technical assistance please contact the Cadence Response Center at 1-877-CDS-4911 or send email to support@cadence.com

For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "tb_test.v"
 Compiling source file "cpu_CSA.v"

Warning! Too few module port connections [Verilog-TFNPC]
 "cpu_CSA.v", 598: cs0_15(.s[s[15:0]), .cout(c), .a(a[15:0]), .b(b[15:0]), .cin(cin))

Warning! Too few module port connections [Verilog-TFNPC]
 "cpu_CSA.v", 582: cs0_3(.s[s[3:0]), .cout(c[0]), .a(a[3:0]), .b(b[3:0]), .cin(cin))

Warning! Too few module port connections [Verilog-TFNPC]
 "cpu_CSA.v", 583: cs4_7(.s[s[7:4]), .cout(c[1]), .a(a[7:4]), .b(b[7:4]), .cin(c[0]))

Warning! Too few module port connections [Verilog-TFNPC]
 "cpu_CSA.v", 584: cs8_11(.s[s[11:8]), .cout(c[2]), .a(a[11:8]), .b(b[11:8]), .cin(c[1]))

Warning! Too few module port connections [Verilog-TFNPC]
 "cpu_CSA.v", 582: cs0_3(.s[s[3:0]), .cout(c[0]), .a(a[3:0]), .b(b[3:0]), .cin(cin))

Warning! Too few module port connections [Verilog-TFNPC]
 "cpu_CSA.v", 583: cs4_7(.s[s[7:4]), .cout(c[1]), .a(a[7:4]), .b(b[7:4]), .cin(c[0]))


Warning! Too few module port connections [Verilog-TFNPC]
 "cpu_CSA.v", 584: cs8_11(.s[s[11:8]), .cout(c[2]), .a(a[11:8]), .b(b[11:8]), .cin(c[1]))

Highest level modules:
 stimulus

L30 "tb_test.v": \$finish at simulation time 501

7 warnings
 0 simulation events (use +profile or +listcounts option to count) + 16304 accelerated events

CPU time: 0.0 secs to compile + 0.1 secs to link + 0.4 secs in simulation



(4) cpu_CSeA.v

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 or subparagraphs (c)(1) and (2) of Commercial Computer Software -- Restricted Rights at 48 CFR 52.227-19, as applicable.

Cadence Design Systems, Inc.
555 River Oaks Parkway
San Jose, California 95134

For technical assistance please contact the Cadence Response Center at 1-877-CDS-4911 or send email to support@cadence.com

For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "tb_test.v"
Compiling source file "cpu_CSeA.v"

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSeA.v", 606: csel(.s[s[15:0]], .cout(c), .
a[a[15:0]], .b[b[15:0]], .cin(cin))

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSeA.v", 591: c1(.s[s[3:0]], .cout(c[1]), .
a[a[3:0]], .b[b[3:0]], .cin(cin))

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSeA.v", 592: c2(.s[s[7:4]], .cout(c[2]), .
a[a[7:4]], .b[b[7:4]], .cin(c[1]))

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSeA.v", 593: c3(.s[s[11:8]], .cout(c[3]), .
a[a[11:8]], .b[b[11:8]], .cin(c[2]))


Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSeA.v", 591: c1(.s[s[3:0]], .cout(c[1]), .
a[a[3:0]], .b[b[3:0]], .cin(cin))

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSeA.v", 592: c2(.s[s[7:4]], .cout(c[2]), .
a[a[7:4]], .b[b[7:4]], .cin(c[1]))

Warning! Too few module port connections [Verilog-TFNPC]
"cpu_CSeA.v", 593: c3(.s[s[11:8]], .cout(c[3]), .
a[a[11:8]], .b[b[11:8]], .cin(c[2]))

Highest level modules:
stimulus

L30 "tb_test.v": \$finish at simulation time 501
7 warnings
0 simulation events (use +profile or +listcounts option to count) + 17694 accelerated events
CPU time: 0.0 secs to compile + 0.1 secs to link + 0.4 secs in simulation



8) Fill out the following performance comparison table after synthesis and analyze the results (explain the reasons of your comparison results)

		CLA(nS)	CRA(nS)	CSA(nS)	CSeA(nS)
Path Delay for Each Operation (Post-Synthesis Gate-Level Delay)	5555_5555 + 5	2.10	2.11	2.19	1.2
	AAAA_AAAA + 5555_5555	2.85	2.90	2.36	1.65
	0000_00C8 + 0000_012C	2.45	2.76	2.13	1.70
	5 + 0000_000A	2.69	2.59	2.18	1.69
	FFFF_FFFF - 0000_0001	2.68	2.4	2.24	2.07
	FFFF_FFFF + 0000_0001	2.55	2.32	2.28	1.85
	5555_5555 - 5	2.13	2.35	1.89	1.64
	AAAA_AAAB + 5555_5555	2.42	2.39	1.8	1.65

- As observed from above that more number of bits to be operated more delay will be there in path.
- CSeA take minimum path delay as it has less data to handle.
- CLA always takes less time to perform operation.

- CASE STUDY 2


1) Generate a new test bench file (tb_test_comp.v) for the following instruction set

- See the attached file, "tb_test_comp.v"

2) Provide the display screenshot or the text output of the RTL simulation and the screenshot from simvision with the test bench (tb_test_comp.v)

- See the attached file, "cpu_comp.v" which is modified for its right purpose.

```
Cadence Design Systems, Inc.  
555 River Oaks Parkway  
San Jose, California 95134  
  
For technical assistance please contact the Cadence Response Center at  
1-877-CDS-4911 or send email to support@cadence.com  
  
For more information on Cadence's Verilog-XL product line send email to  
talkv@cadence.com  
  
Compiling source file "tb_test_comp.v"  
Compiling source file "cpu_comp.v"  
  
Warning! Too few module port connections [Verilog-TFNPC]  
"cpu_comp.v", 647: CLA0(.s(s[15:0]), .a(a[15:0]),  
    .b(b[15:0]), .c0(c0), .c16(c16), .p_16(p[0]), .  
    g_16(g[0]))  
  
Warning! Too few module port connections [Verilog-TFNPC]  
"cpu_comp.v", 626: CLA0(.s(s[3:0]), .a(a[3:0]), .  
    b(b[3:0]), .c0(c0), .c4(c4), .g_4(g[0]), .p_4(p[  
    0]))  
  
Warning! Too few module port connections [Verilog-TFNPC]  
"cpu_comp.v", 627: CLA1(.s(s[7:4]), .a(a[7:4]), .  
    b(b[7:4]), .c0(c4), .c4(c8), .g_4(g[1]), .p_4(p[  
    1]))  
  
Warning! Too few module port connections [Verilog-TFNPC]  
"cpu_comp.v", 628: CLA2(.s(s[11:8]), .a(a[11:8]),  
    .b(b[11:8]), .c0(c8), .c4(c12), .g_4(g[2]), .  
    p_4(p[2]))  
  
Warning! Too few module port connections [Verilog-TFNPC]  
"cpu_comp.v", 626: CLA0(.s(s[3:0]), .a(a[3:0]), .  
    b(b[3:0]), .c0(c0), .c4(c4), .g_4(g[0]), .p_4(p[  
    0]))  
  
Warning! Too few module port connections [Verilog-TFNPC]  
"cpu_comp.v", 627: CLA1(.s(s[7:4]), .a(a[7:4]), .  
    b(b[7:4]), .c0(c4), .c4(c8), .g_4(g[1]), .p_4(p[  
    1]))  
  
Warning! Too few module port connections [Verilog-TFNPC]  
"cpu_comp.v", 628: CLA2(.s(s[11:8]), .a(a[11:8]),  
    .b(b[11:8]), .c0(c8), .c4(c12), .g_4(g[2]), .  
    p_4(p[2]))  
  
Highest level modules:  
stimulus  
  
Please check Select Lines!  
L31 "tb_test_comp.v": $finish at simulation time 1401  
7 warnings  
0 simulation events (use +profile or +listcounts option to count) + 131981 accelerated events  
CPU time: 0.0 secs to compile + 0.1 secs to link + 0.7 secs in simulation
```



3) Synthesize the design and summarize cell.rep and timing.rep

```

Updating timing information
Information: Updating design information... (UID-85)

Beginning Mapping Optimizations (Medium effort) (Incremental)
-----

Beginning Incremental Implementation Selection
-----

Beginning Delay Optimization Phase
-----

ELAPSED      AREA      WORST NEG TOTAL NEG DESIGN
TIME         SLACK     SLACK     RULE COST      ENDPOINT
-----
0:00:01      49385.8      0.00      0.0      3.0
0:00:01      49385.8      0.00      0.0      3.0
0:00:02      49385.8      0.00      0.0      3.0

Beginning Design Rule Fixing (max_capacitance)
-----

ELAPSED      AREA      WORST NEG TOTAL NEG DESIGN
TIME         SLACK     SLACK     RULE COST      ENDPOINT
-----
0:00:02      49385.8      0.00      0.0      3.0
Loading db file '/apps/FreePDK45/osu_soc/lib/files/gscl45nm.db'

Optimization Complete
-----
Warning: Design 'cpu' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Net 'clk': 1625 load(s), 1 driver(s)
1
check_design
1
#report_constraint -all_violators
set filename [format "%s%s" $my_toplevel ".vh"]
cpu.vh
write -f verilog -output $filename
Writing verilog file '/home/ykim/ece429/project/CASE2/cpu.vh'.
1
set filename [format "%s%s" $my_toplevel ".sdc"]
cpu.sdc
write_sdc $filename
1
#set filename [format "%s%s" $my_toplevel ".db"]
#write -f db -hier -output $filename -xg_force_db
redirect timing.rep { report_timing }
redirect cell.rep { report_cell }
redirect power.rep { report_power }
quit

Thank you...
Elapsed Time = 1:32.26, CPU Time = 84.779

```

cell.rep				
mmOpn/ops/m0/qout_reg	DFFP0SX1	gscl45nm	7.978100	n
mmOpn/ops/m1/qout_reg	DFFP0SX1	gscl45nm	7.978100	n
mmOpn/outs/m0/qout_reg	DFFP0SX1	gscl45nm	7.978100	n
mmOpn/outs/m1/qout_reg	DFFP0SX1	gscl45nm	7.978100	n
mmOpn/outs/m2/qout_reg	DFFP0SX1	gscl45nm	7.978100	n
o/tr/t0/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t1/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t2/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t3/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t4/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t5/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t6/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t7/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t8/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t9/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t10/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t11/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t12/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t13/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t14/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t15/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t16/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t17/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t18/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t19/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t20/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t21/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t22/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t23/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t24/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t25/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t26/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t27/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t28/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t29/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t30/b1	TBUF2	gscl45nm	3.754400	n
o/tr/t31/b1	TBUF2	gscl45nm	3.754400	n
wb/bd/me0/qout_reg	DFFP0SX1	gscl45nm	7.978100	n
wb/bd/me1/qout_reg	DFFP0SX1	gscl45nm	7.978100	n
wb/bd/me2/qout_reg	DFFP0SX1	gscl45nm	7.978100	n
wb/bd/me3/qout_reg	DFFP0SX1	gscl45nm	7.978100	n
wb/bd/me4/qout_reg	DFFP0SX1	gscl45nm	7.978100	n

Total 14678 cells			49385.845973	
1				

timing.rep			
a/l3/f1615/U5/Y (XNOR2X1)	0.06	4.67	r
a/l3/f1615/U2/Y (XOR2X1)	0.07	4.74	r
a/l3/f1714/U5/Y (XNOR2X1)	0.06	4.80	r
a/l3/f1714/U2/Y (XOR2X1)	0.07	4.87	r
a/l3/f1813/U5/Y (XNOR2X1)	0.06	4.93	r
a/l3/f1813/U2/Y (XOR2X1)	0.07	5.01	r
a/l3/f1912/U5/Y (XNOR2X1)	0.06	5.07	r
a/l3/f1912/U2/Y (XOR2X1)	0.07	5.14	r
a/l3/f2011/U5/Y (XNOR2X1)	0.06	5.20	r
a/l3/f2011/U2/Y (XOR2X1)	0.07	5.27	r
a/l3/f2110/U5/Y (XNOR2X1)	0.06	5.33	r
a/l3/f2110/U2/Y (XOR2X1)	0.06	5.40	r
U1349/Y (XOR2X1)	0.05	5.45	r
U1348/Y (XOR2X1)	0.07	5.52	r
a/l3/f2308/U5/Y (XNOR2X1)	0.06	5.58	r
a/l3/f2308/U2/Y (XOR2X1)	0.07	5.65	r
a/l3/f247/U5/Y (XNOR2X1)	0.06	5.71	r
a/l3/f247/U2/Y (XOR2X1)	0.07	5.78	r
a/l3/f256/U5/Y (XNOR2X1)	0.06	5.85	r
a/l3/f256/U2/Y (XOR2X1)	0.07	5.92	r
a/l3/f265/U5/Y (XNOR2X1)	0.06	5.98	r
a/l3/f265/U2/Y (XOR2X1)	0.07	6.05	r
a/l3/f274/U5/Y (XNOR2X1)	0.06	6.11	r
a/l3/f274/U2/Y (XOR2X1)	0.07	6.18	r
a/l3/f283/U5/Y (XNOR2X1)	0.06	6.25	r
a/l3/f283/U2/Y (XOR2X1)	0.07	6.32	r
a/l3/f292/U5/Y (XNOR2X1)	0.06	6.38	r
a/l3/f292/U2/Y (XOR2X1)	0.05	6.43	f
U1784/Y (AND2X1)	0.03	6.46	f
a/l3/rc31/qout_reg/D (DFFP0SX1)	0.00	6.46	f
data arrival time			
clock clk (rise edge)			
clock network delay (ideal)	33.00	33.00	
a/l3/rc31/qout_reg/CLK (DFFP0SX1)	0.00	33.00	r
library setup time	-0.06	32.94	
data required time			
data arrival time			
slack (MET)			

4) Provide the display screenshot or the text output of the post-synthesis simulation and the screenshot from simvision

THIS SOFTWARE AND ON-LINE DOCUMENTATION CONTAIN CONFIDENTIAL INFORMATION AND TRADE SECRETS OF CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE DESIGN SYSTEMS, INC.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 or subparagraphs (c)(1) and (2) of Commercial Computer Software -- Restricted Rights at 48 CFR 52.227-19, as applicable.

Cadence Design Systems, Inc.
555 River Oaks Parkway
San Jose, California 95134

For technical assistance please contact the Cadence Response Center at 1-877-CDS-4911 or send email to support@cadence.com


For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "gscl45nm.v"
Compiling source file "tb_test_comp.v"
Compiling source file "cpu.vh"

Highest level modules:

BUFx4
CLKBUF1
CLKBUF2
CLKBUF3
DFFNEGx1
DFFSR
FAX1
HAX1
INVx2
INVx4
INVx8
MUX2x1
OAI22x1
OR2x2
TBUFx1
stimulus

L31 "tb_test_comp.v": \$finish at simulation time 140100
0 simulation events (use +profile or +listcounts option to count) + 799830 accelerated events + 953312 timing check events
CPU time: 0.1 secs to compile + 0.1 secs to link + 0.4 secs in simulation



5) Summarize timing.rep.5.final. What is the maximum clock frequency this circuit can run

a/l3/c31/qout_reg/D	^	a/l3/c30[0]	DFFPOSX1	0.000	10.522	30.076
m0pd/bb/me2/qout_reg[Q]	v	B[2]	DFFPOSX1	0.290	0.682	20.237

$$\frac{1}{\text{clock}_{\min}} = f_{\max} \quad \frac{1}{D-Q} = f_{\max} \quad \frac{1}{30.076 - 20.237} = 0.101636 \text{ Hz}$$

6) Provide the display screenshot or the text output of the post-P&R simulation and the screenshot from simvision

Copyright (c) 1995-2004 Cadence Design Systems, Inc. All Rights Reserved.
Unpublished -- rights reserved under the copyright laws of the United States.

Copyright (c) 1995-2004 UNIX Systems Laboratories, Inc. Reproduced with Permission.

THIS SOFTWARE AND ON-LINE DOCUMENTATION CONTAIN CONFIDENTIAL INFORMATION AND TRADE SECRETS OF CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE DESIGN SYSTEMS, INC.
RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (c)(1)(ii) of the Rights in Technical Data and Computer Software clause at DFARS 252.227-7013 or subparagraphs (c)(1) and (2) of Commercial Computer Software -- Restricted Rights at 48 CFR 52.227-19, as applicable.

Cadence Design Systems, Inc.
555 River Oaks Parkway
San Jose, California 95134

For technical assistance please contact the Cadence Response Center at 1-877-CDS-4911 or send email to support@cadence.com

For more information on Cadence's Verilog-XL product line send email to talkv@cadence.com

Compiling source file "gscl45nm.v"
Compiling source file "tb_test_comp.v"
Compiling source file "final.v"
Highest level modules:

BUFX4
CLK8BUF1
CLK8BUF2
CLK8BUF3
DFFNEGX1
DFFSR
FAX1
HAX1
INVX2
MUX2X1
OAI22X1
OR2X2
TBUFX1
stimulus

L31 "tb_test_comp.v": \$finish at simulation time 140100
0 simulation events (use +profile or +listcounts option to count) + 810904 accelerated events + 953312 timing check events
CPU time: 0.1 secs to compile + 0.1 secs to link + 0.4 secs in simulation

