

Type	Mne- monic	Assembly Example	Machine Code								Operation Summary	Detailed Description
			OPR (Upper)				OPA (Lower)					
Read RAM Character	<b>RDM</b>	rdm	1	1	1	0	1	0	0	1	<ul style="list-style-type: none"><li>●PC+1→PCTEMP</li><li>●(RAM_CH)→ACC</li><li>●PCTEMP→PC</li></ul>	Reads the RAM main memory character selected by the DCL and SRC instructions and stores it in the ACC. The CY bit remains unchanged.
Read RAM Status Character 0	<b>RD0</b>	rd0	1	1	1	0	1	1	0	0	<ul style="list-style-type: none"><li>●PC+1→PCTEMP</li><li>●(RAM_ST0)→ACC</li><li>●PCTEMP→PC</li></ul>	Reads RAM status character 0 selected by the DCL and SRC instructions and stores it in the ACC. The CY bit remains unchanged.
Read RAM Status Character 1	<b>RD1</b>	rd1	1	1	1	0	1	1	0	1	<ul style="list-style-type: none"><li>●PC+1→PCTEMP</li><li>●(RAM_ST1)→ACC</li><li>●PCTEMP→PC</li></ul>	Reads RAM status character 1 selected by the DCL and SRC instructions and stores it in the ACC. The CY bit remains unchanged.
Read RAM Status Character 2	<b>RD2</b>	rd2	1	1	1	0	1	1	1	0	<ul style="list-style-type: none"><li>●PC+1→PCTEMP</li><li>●(RAM_ST2)→ACC</li><li>●PCTEMP→PC</li></ul>	Reads RAM status character 2 selected by the DCL and SRC instructions and stores it in the ACC. The CY bit remains unchanged.
Read RAM Status Character 3	<b>RD3</b>	rd3	1	1	1	0	1	1	1	1	<ul style="list-style-type: none"><li>●PC+1→PCTEMP</li><li>●(RAM_ST3)→ACC</li><li>●PCTEMP→PC</li></ul>	Reads RAM status character 3 selected by the DCL and SRC instructions and stores it in the ACC. The CY bit remains unchanged.
Read ROM Port	<b>RDR</b>	rdr	1	1	1	0	1	0	1	0	<ul style="list-style-type: none"><li>●PC+1→PCTEMP</li><li>●(ROM_PORT_IN)→ACC</li><li>●PCTEMP→PC</li></ul>	<p>Reads the ROM input port selected by the SRC instruction and stores it in the ACC. The CY bit remains unchanged.</p> <p>Note: The ROM (4001) port is bidirectional. When reading from a port set to output, the signal level depends on the metal options specified when ordering the 4001 chip.</p>
Write Accumulator into RAM Character	<b>WRM</b>	wrm	1	1	1	0	0	0	0	0	<ul style="list-style-type: none"><li>●PC+1→PCTEMP</li><li>●ACC→(RAM_CH)</li><li>●PCTEMP→PC</li></ul>	Writes the contents of ACC to the RAM main memory character selected by the DCL and SRC instructions. The CY bit remains unchanged.
Write Accumulator into RAM Status Character 0	<b>WR0</b>	wr0	1	1	1	0	0	1	0	0	<ul style="list-style-type: none"><li>●PC+1→PCTEMP</li><li>●ACC→(RAM_ST0)</li><li>●PCTEMP→PC</li></ul>	Writes the contents of ACC to RAM status character 0 selected by the DCL and SRC instructions. The CY bit remains unchanged.
Write Accumulator into RAM Status Character 1	<b>WR1</b>	wr1	1	1	1	0	0	1	0	1	<ul style="list-style-type: none"><li>●PC+1→PCTEMP</li><li>●ACC→(RAM_ST1)</li><li>●PCTEMP→PC</li></ul>	Writes the contents of ACC to RAM status character 1 selected by the DCL and SRC instructions. The CY bit remains unchanged.
Write Accumulator into RAM Status Character 2	<b>WR2</b>	wr2	1	1	1	0	0	1	1	0	<ul style="list-style-type: none"><li>●PC+1→PCTEMP</li><li>●ACC→(RAM_ST2)</li><li>●PCTEMP→PC</li></ul>	Writes the contents of ACC to RAM status character 2 selected by the DCL and SRC instructions. The CY bit remains unchanged.
Write Accumulator into RAM Status Character 3	<b>WR3</b>	wr3	1	1	1	0	0	1	1	1	<ul style="list-style-type: none"><li>●PC+1→PCTEMP</li><li>●ACC→(RAM_ST3)</li><li>●PCTEMP→PC</li></ul>	Writes the contents of ACC to RAM status character 3 selected by the DCL and SRC instructions. The CY bit remains unchanged.
Write ROM Port	<b>WRR</b>	wrr	1	1	1	0	0	0	1	0	<ul style="list-style-type: none"><li>●PC+1→PCTEMP</li><li>●ACC→(ROM_PORT_OUT)</li><li>●PCTEMP→PC</li></ul>	<p>Writes the contents of ACC to the ROM output port selected by the SRC instruction. The CY bit remains unchanged.</p> <p>Note: ROM (4001) ports are bidirectional. Writing to ports configured as input will have no effect.</p>
Write Memory Port	<b>WMP</b>	wmp	1	1	1	0	0	0	0	1	<ul style="list-style-type: none"><li>●PC+1→PCTEMP</li><li>●ACC→(RAM_PORT_OUT)</li><li>●PCTEMP→PC</li></ul>	Writes the contents of ACC to the RAM output port selected by the DCL and SRC instructions. The CY bit remains unchanged.
Add from Memory with Carry	<b>ADM</b>	adm	1	1	1	0	1	0	1	1	<ul style="list-style-type: none"><li>●PC+1→PCTEMP</li><li>●ACC+(RAM_CH)+CY→ACC,CY</li><li>●PCTEMP→PC</li></ul>	Reads the RAM main memory character selected by the DCL and SRC instructions, adds it to the ACC with carry.
Subtract from Memory with Borrow	<b>SBM</b>	sbm	1	1	1	0	1	0	0	0	<ul style="list-style-type: none"><li>●PC+1→PCTEMP</li><li>●ACC+(RAM_CH)+CY→ACC,CY</li><li>●PCTEMP→PC</li></ul>	<p>Reads the RAM main memory character selected by the DCL and SRC instructions, subtracts it from the ACC with borrow.</p> <p>Note: If the CY value before the calculation is 0, subtraction proceeds without borrow. If CY is 1 before the calculation, subtraction is performed with borrow. After the operation: CY = 0 indicates a borrow occurred; CY = 1 indicates no borrow occurred. Be aware that the meaning of the CY bit is inverted after the calculation with respect to borrow.</p>
Write Program RAM	<b>WPM</b>	wpm	1	1	1	0	0	0	1	1	Refer to the main text.	Special instructions for reading and writing program memory in systems where program memory is implemented in RAM.