In this lab, we will combine data path and control from the previous labs with the reset circuit and form a complete CPU. We will use the complete CPU to perform the features described in the CPU specifics document.




```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  ENTITY CPU_TEST_Sim IS
5     PORT(
6        cpuClk : in std_logic;
7        memClk : in std_logic;
8        rst : in std_logic;
9        -- Debug data.
10       outA, outB : out std_logic_vector(31 downto 0);
11       outC, outZ : out std_logic;
12       outIR : out std_logic_vector(31 downto 0);
13       outPC : out std_logic_vector(31 downto 0);
14       -- Processor-Inst Memory Interface.
15       addrOut : out std_logic_vector(5 downto 0);
16       wEn : out std_logic;
17       memDataOut : out std_logic_vector(31 downto 0);
18       memDataIn : out std_logic_vector(31 downto 0);
19       -- Processor State
20       T_Info : out std_logic_vector(2 downto 0);
21       --data Memory Interface
22       wen_mem, en_mem : out std_logic);
23 END CPU_TEST_Sim;
24
25 ARCHITECTURE behavior OF CPU_TEST_Sim IS
26    COMPONENT system_memory
27       PORT(
28          address   : IN  STD_LOGIC_VECTOR (5 DOWNTO 0);
29          clock     : IN  STD_LOGIC ;
30          data      : IN  STD_LOGIC_VECTOR (31 DOWNTO 0);
31          wren      : IN  STD_LOGIC ;
32          q         : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
33    );
34    END COMPONENT;
35
36    COMPONENT cpu1
```


cpu_test_sim.vhd
Compilation Report - lab6
reset_circuit.vhd
35
36 COMPONENT cpu1
37 PORT(
38 clk : in std_logic;
39 mem_clk : in std_logic;
40 rst : in std_logic;
41 dataIn : in std_logic_vector(31 downto 0);
42 dataOut : out std_logic_vector(31 downto 0);
43 addrOut : out std_logic_vector(31 downto 0);
44 wEn : out std_logic;
45 dOutA, dOutB : out std_logic_vector(31 downto 0);
46 dOutC, dOutZ : out std_logic;
47 dOutIR : out std_logic_vector(31 downto 0);
48 dOutPC : out std_logic_vector(31 downto 0);
49 outT : out std_logic_vector(2 downto 0);
50 wen_mem, en_mem : out std_logic);
51 END COMPONENT;
52
53 signal cpu_to_mem: std_logic_vector(31 downto 0);
54 signal mem_to_cpu: std_logic_vector(31 downto 0);
55 signal add_from_cpu: std_logic_vector(31 downto 0);
56 signal wen_from_cpu: std_logic;
57
58 BEGIN
59 -- Component instantiations.
60 main_memory : system_memory
61 PORT MAP(
62 address => add_from_cpu(5 downto 0),
63 clock => memClk,
64 data => cpu_to_mem,
65 wren => wen_from_cpu,
66 q => mem_to_cpu
67);
68 main_processor : cpu1
69 PORT MAP(
70 clk => cpuClk,
Ln 24 Col 1 VHDL File



CPU_TEST_Sim compiles successfully:



Reset_circuit VHDL code:



We compile reset_circuit VHDL code successfully.



Waveform of reset_circuit



Timing waveforms for the rest of the lab manual as directed:

LDAI, STA, CLRA, LDA



LDBI, STB, CLRB, LDB


Applications Places System
Tue Mar 29, 04:59
Simulation Waveform Editor - /home/student1/mcoskun/Documents/coe608/lab6/lab6 - lab6 - [simulation/qsim/lab6.sim.vwf (Read-Only)]
File Edit View Simulation Help
Master Time Bar: 0 ps
Pointer: 883 ps
Interval: 883 ps
Start:
End:
Name
Value at 0 ps
cpuClk B 0
mem... B 0
rst B 1
en_m... B 0
wEn B 0
wen_... B 0
outZ B 0
outC B 0
addr... U X
mem... H XXXXX...
mem... H XXXXX...
outA H XXXXX...
outB H XXXXX...
outIR H XXXXX...
outPC H XXXXX...
T_Info H X
Quartus II 64-Bit - /home/student1/mcoskun/Documents/coe608/lab6/lab6 - lab6
0%
00:00:00
Quartus II 64-Bit - /ho...
Simulation Waveform ...
Simulation Waveform ...

LUI


Applications Places System
Tue Mar 29, 05:04
Simulation Waveform Editor - /home/student1/mcoskun/Documents/coe608/lab6/lab6 - lab6 - [simulation/qsim/lab6.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 422.07 ns
Interval: 422.07 ns
Start: 0 ps
End: 1.0 us
Name
Value at 0 ps
cpuClk B 0
mem... B 0
rst B 1
en_m... B 0
wEn B 0
wen_... B 0
outZ B 0
outC B 0
addr... U X
mem... H XXXXX...
mem... H XXXXX...
outA H XXXXX...
outB H XXXXX...
outIR H XXXXX...
outPC H XXXXX...
T_Info H X
0%
00:00:00
Quartus II 64-Bit - /ho...
Simulation Waveform ...
Simulation Waveform ...

JMP


Applications Places System
Fri Apr 8, 21:00
Simulation Waveform Editor - /home/student1/mcoskun/Documents/coe608/lab6/lab6 - lab6 - [simulation/qsim/lab6.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 22.08 ns
Interval: 22.08 ns
Start: 0 ps
End: 1.0 us
Name
Value at 0 ps
cpuClk
mem...
rst
en_m...
wEn
wen_...
outZ
outC
T_Info
addr...
mem...
mem...
outA
outB
outIR
outPC
0 ps 80.0 ns 160.0 ns 240.0 ns 320.0 ns 400.0 ns 480.0 ns 560.0 ns 640.0 ns 720.0 ns 800.0 ns 880.0 ns 960.0 ns
00000000
5000AAAA
00000000
0000AAAA
0000AAAB
0000AAAC
0000AAAD
0000AAAE
0%
00:00:00
Quartus II 64-Bit - /ho...
[(no subject) - munevv...
Simulation Waveform ...
Simulation Waveform ...

ANDI


Applications Places System
Tue Mar 29, 05:10
Simulation Waveform Editor - /home/student1/mcoskun/Documents/coe608/lab6/lab6 - lab6 - [simulation/qsim/lab6.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 7.06 ns
Interval: 7.06 ns
Start: 0 ps
End: 1.0 us
Name
Value at 0 ps
cpuClk
mem...
rst
en_m...
wEn
wen_...
outZ
outC
T_Info
addr...
mem...
mem...
outA
outB
outIR
outPC
0 ps 80.0 ns 160.0 ns 240.0 ns 320.0 ns 400.0 ns 480.0 ns 560.0 ns 640.0 ns 720.0 ns 800.0 ns 880.0 ns 960.0 ns
00000006
7900000B
00000000
00000002
0%
00:00:00
Quartus II 64-Bit - /ho...
Simulation Waveform ...
Simulation Waveform ...

ADDI


Applications Places System
Tue Mar 29, 05:13
Simulation Waveform Editor - /home/student1/mcoskun/Documents/coe608/lab6/lab6 - lab6 - [simulation/qsim/lab6.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 0 ps
Interval: 0 ps
Start: 0 ps
End: 1.0 us
Name
Value at 0 ps
cpuClk
mem...
rst
en_m...
wEn
wen_...
outZ
outC
T_Info
addr...
mem...
mem...
outA
outB
outIR
outPC
0 ps
80.0 ns
160.0 ns
240.0 ns
320.0 ns
400.0 ns
480.0 ns
560.0 ns
640.0 ns
720.0 ns
800.0 ns
880.0 ns
960.0 ns
00000006
00000000
7100000B
00000011
00000001
00000002
00000003
00000004
00000005
0%
00:00:00
Quartus II 64-Bit - /ho...
Simulation Waveform ...
Simulation Waveform ...

ORI


Applications Places System
Tue Mar 29, 05:16
Simulation Waveform Editor - /home/student1/mcoskun/Documents/coe608/lab6/lab6 - lab6 - [simulation/qsim/lab6.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 1.77 ns
Interval: 1.77 ns
Start: 0 ps
End: 1.0 us
Name
Value at 0 ps
cpuClk
mem...
rst
en_m...
wEn
wen_...
outZ
outC
T_Info
addr...
mem...
mem...
outA
outB
outIR
outPC
0 ps
80.0 ns
160.0 ns
240.0 ns
320.0 ns
400.0 ns
480.0 ns
560.0 ns
640.0 ns
720.0 ns
800.0 ns
880.0 ns
960.0 ns
00000006
00000000
7D00000B
0000000F
00000001
00000002
00000003
00000004
00000005
0%
00:00:00
Quartus II 64-Bit - /ho...
Simulation Waveform ...
Simulation Waveform ...

ADD


Applications Places System
Tue Mar 29, 05:18
Simulation Waveform Editor - /home/student1/mcoskun/Documents/coe608/lab6/lab6 - lab6 - [simulation/qsim/lab6.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 4.42 ns
Interval: 4.42 ns
Start: 0 ps
End: 1.0 us
Name
Value at 0 ps
cpuClk
mem...
rst
en_m...
wEn
wen_...
outZ
outC
T_Info
addr...
mem...
mem...
outA
outB
outIR
outPC
0 ps
80.0 ns
160.0 ns
240.0 ns
320.0 ns
400.0 ns
480.0 ns
560.0 ns
640.0 ns
720.0 ns
800.0 ns
880.0 ns
960.0 ns
Quartus II 64-Bit - /ho...
Simulation Waveform ...
Simulation Waveform ...
0%
00:00:00

SUB


Applications Places System
Thu Mar 31, 17:27
Simulation Waveform Editor - /home/student1/mcoskun/Documents/coe608/lab6/lab6 - lab6 - [simulation/qsim/lab6.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 991.61 ns
Interval: 991.61 ns
Start: 0 ps
End: 1.0 us
Name
Value at 0 ps
cpuClk
mem...
rst
en_m...
wEn
wen_...
outZ
outC
T_Info
addr...
mem...
mem...
outA
outB
outIR
outPC
0 ps
80.0 ns
160.0 ns
240.0 ns
320.0 ns
400.0 ns
480.0 ns
560.0 ns
640.0 ns
720.0 ns
800.0 ns
880.0 ns
960.0 ns
Quartus II 64-Bit - /ho...
Simulation Waveform ...
Simulation Waveform ...
0%
00:00:00

DECA


Applications Places System
Thu Mar 31, 17:31
Simulation Waveform Editor - /home/student1/mcoskun/Documents/coe608/lab6/lab6 - lab6 - [simulation/qsim/lab6.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 396.47 ns
Interval: 396.47 ns
Start: 0 ps
End: 1.0 us
Name
Value at 0 ps
cpuClk
mem...
rst
en_m...
wEn
wen_...
outZ
outC
T_Info
addr...
mem...
mem...
outA
outB
outIR
outPC
0 ps 80.0 ns 160.0 ns 240.0 ns 320.0 ns 400.0 ns 480.0 ns 560.0 ns 640.0 ns 720.0 ns 800.0 ns 880.0 ns 960.0 ns
0%
00:00:00
Quartus II 64-Bit - /ho...
Simulation Waveform ...
Simulation Waveform ...

INCA


Applications Places System
Thu Mar 31, 17:36
Simulation Waveform Editor - /home/student1/mcoskun/Documents/coe608/lab6/lab6 - lab6 - [simulation/qsim/lab6.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 0 ps
Interval: 0 ps
Start: 0 ps
End: 1.0 us
Name
Value at 0 ps
cpuClk
mem...
rst
en_m...
wEn
wen_...
outZ
outC
T_Info
addr...
mem...
mem...
outA
outB
outIR
outPC
0 ps 80.0 ns 160.0 ns 240.0 ns 320.0 ns 400.0 ns 480.0 ns 560.0 ns 640.0 ns 720.0 ns 800.0 ns 880.0 ns 960.0 ns
0%
00:00:00
Quartus II 64-Bit - /ho...
Simulation Waveform ...
Simulation Waveform ...

ROL


Applications Places System
Thu Mar 31, 17:46
Simulation Waveform Editor - /home/student1/mcoskun/Documents/coe608/lab6/lab6 - lab6 - [simulation/qsim/lab6.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 6.18 ns
Interval: 6.18 ns
Start: 0 ps
End: 1.0 us
Name
Value at 0 ps
cpuClk B 0
mem... B 0
rst B 1
en_m... B 0
wEn B 0
wen_... B 0
outZ B 0
outC B 0
T_Info H X
addr... U X
mem... H XXXXX...
mem... H XXXXX...
outA H XXXXX...
outB H XXXXX...
outIR H XXXXX...
outPC H XXXXX...
0 ps 80.0 ns 160.0 ns 240.0 ns 320.0 ns 400.0 ns 480.0 ns 560.0 ns 640.0 ns 720.0 ns 800.0 ns 880.0 ns 960.0 ns
0 ps
00000008
00000000
74000000
70000000
00000010
00000004
00000001
00000002
00000003
00000005
0%
00:00:00
Quartus II 64-Bit - /ho...
Simulation Waveform ...
Simulation Waveform ...

ROR


Applications Places System
Thu Mar 31, 17:43
Simulation Waveform Editor - /home/student1/mcoskun/Documents/coe608/lab6/lab6 - lab6 - [simulation/qsim/lab6.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 5.3 ns
Interval: 5.3 ns
Start: 0 ps
End: 1.0 us
Name
Value at 0 ps
cpuClk B 0
mem... B 0
rst B 1
en_m... B 0
wEn B 0
wen_... B 0
outZ B 0
outC B 0
T_Info H X
addr... U X
mem... H XXXXX...
mem... H XXXXX...
outA H XXXXX...
outB H XXXXX...
outIR H XXXXX...
outPC H XXXXX...
0 ps 80.0 ns 160.0 ns 240.0 ns 320.0 ns 400.0 ns 480.0 ns 560.0 ns 640.0 ns 720.0 ns 800.0 ns 880.0 ns 960.0 ns
0 ps
00000008
00000000
7F000000
70000000
00000004
00000001
00000002
00000003
00000005
0%
00:00:00
Quartus II 64-Bit - /ho...
Simulation Waveform ...
Simulation Waveform ...

BEQ


Applications Places System
Thu Mar 31, 17:49
Simulation Waveform Editor - /home/student1/mcoskun/Documents/coe608/lab6/lab6 - lab6 - [simulation/qsim/lab6.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 14.13 ns
Interval: 14.13 ns
Start: 0 ps
End: 1.0 us
Name
Value at 0 ps
0 ps 80.0 ns 160.0 ns 240.0 ns 320.0 ns 400.0 ns 480.0 ns 560.0 ns 640.0 ns 720.0 ns 800.0 ns 880.0 ns 960.0 ns
cpuClk B 0
mem... B 0
rst B 1
en_m... B 0
wEn B 0
wen_... B 0
outZ B 0
outC B 0
T_Info H X
addr... U X
mem... H XXXXX...
mem... H XXXXX...
outA H XXXXX...
outB H XXXXX...
outIR H XXXXX...
outPC H XXXXX...
0%
00:00:00
Quartus II 64-Bit - /ho...
Simulation Waveform ...
Simulation Waveform ...

BNE


Applications Places System
Thu Mar 31, 17:53
Simulation Waveform Editor - /home/student1/mcoskun/Documents/coe608/lab6/lab6 - lab6 - [simulation/qsim/lab6.sim.vwf (Read-Only)]
File Edit View Simulation Help
Search altera.com
Master Time Bar: 0 ps
Pointer: 25.61 ns
Interval: 25.61 ns
Start: 0 ps
End: 1.0 us
Name
Value at 0 ps
0 ps 80.0 ns 160.0 ns 240.0 ns 320.0 ns 400.0 ns 480.0 ns 560.0 ns 640.0 ns 720.0 ns 800.0 ns 880.0 ns 960.0 ns
cpuClk B 0
mem... B 0
rst B 1
en_m... B 0
wEn B 0
wen_... B 0
outZ B 0
outC B 0
T_Info H X
addr... U X
mem... H XXXXX...
mem... H XXXXX...
outA H XXXXX...
outB H XXXXX...
outIR H XXXXX...
outPC H XXXXX...
0%
00:00:00
Quartus II 64-Bit - /ho...
Simulation Waveform ...
Simulation Waveform ...