

Below, you will see the implementation of 1-bit, 32-bir registers and program counter (32-bit register with additional control signals) using VHDL.

Part 1:

The VHDL code of the first register (Register1) can be seen below.




After compiling successfully, the waveform of register1 created following the lab manual instructions is displayed below.




Part 2:

The VHDL code of the second register (Register32) can be seen below.



After compiling successfully, the waveform of register32 created following the lab manual instructions is displayed below.



Part 3:

The program counter consists of a multiplexer, addition code and register 32 from the previous part (displayed below).






Figure 3: 32-bit Program Counter Internal Structure


The VHDL code of the addition (add) can be seen below.




After compiling successfully, the waveform of add created following the lab manual instructions is displayed below.



The VHDL code of the multiplexer 2 to 1 (mux2to1) can be seen below.



After compiling successfully, the waveform of mux2to1 created following the lab manual instructions is displayed below.




The VHDL code of the program counter (pc) can be seen below.

First section:

```
🔽 💢 ి 🥜 🧳 💝 🕼 🕨 🔊 🗠
Project Navigator ₽ ₽ ×
                                   add.vhd
                                                                 Compilation Report -
Q
                         | AA 🔩 📅 | 準 準 | O OF TO Ox 🙉 | O 🔼 | 🙋 | 255 ab/ | 🚞 🗏
                 ×
                      -
                           library ieee;
Files
                      2
                            use ieee.std_logic_1164.all;
  ../register32/regist
                      3
                           use ieee.std_logic_arith.all;
                      4
                           use ieee.std_logic_unsigned.all;
  pc.vhd
                      5
  add.vhd
                         ⊟entity pc is
                      6
  mux2to1.vhd
                      7
  megister32.vhd
                              port (
                         白
                      9
                                 d : in std_logic_vector(31 downto 0);
  pc.vwf
                     10
                                 ld : in std_logic;
  ../register32/add.\
                                 clr : in std_logic;
                     11
  ../register32/mux2
                     12
                                 clk : in std_logic;
  add.vwf
                     13
                                 inc : in std_logic;
                     14
                                 q : out std_logic_vector(31 downto 0)
  mux2to1.vwf
                     15
                                 );
                     16
                           end pc;
                     17
                         marchitecture Behavior of pc is
                     18
                     19
                              component add
                          20
                         port (
                                       A : in std_logic_vector(31 downto 0);
                     21
                     22
                                       B : out std_logic_vector(31 downto 0)
                     23
                     24
                              end component;
                     25
                              component mux2to1
                          26
                          port (
                     27
                                      s : in std_logic;
                     28
                                      w0, w1 : in std_logic_vector(31 downto 0);
```

Second section:



After compiling successfully, the waveform of pc created following the lab manual instructions is displayed below.

