
In this lab, we will combine data path and control from the previous labs with the reset circuit and form a complete CPU. We will use the complete CPU to perform the features described in the CPU specifics document.

```
🖤 cpu_test_sim.vnd 🔀 | 🤟 Compilation Report - lab6 🔯 | 🖤 reset_circuit.vhd 🖂 |
     ■ A 4 5 7 章 章 0 0 0 10 0 0 10 1 2 2 2 2 2 ab/ | ⇒ ■ ■
           library ieee;
           use ieee.std_logic_1164.all;
         ENTITY CPU_TEST_Sim IS
                cpuClk : in std_logic;
                memClk : in std_logic;
                rst : in std_logic;
     9
                -- Debug data.
     10
                 outA, outB : out std_logic_vector(31 downto 0);
                outC, outZ : out std_logic;
                outIR : out std_logic_vector(31 downto 0);
     12
                outPC : out std_logic_vector(31 downto 0);
                -- Processor-Inst Memory Interface.
     14
                addrOut : out std_logic_vector(5 downto 0);
                wEn : out std_logic;
     16
    17
                memDataOut : out std_logic_vector(31 downto 0);
                memDataIn : out std_logic_vector(31 downto 0);
1 ×
     19
                -- Processor State
                T_Info : out std_logic_vector(2 downto 0);
    21
                --data Memory Interface
    22
                wen_mem, en_mem : out std_logic);
          END CPU_TEST_Sim;
    23
    24
         ARCHITECTURE behavior OF CPU_TEST_Sim IS
             COMPONENT system_memory
    26
    27
         PORT (
    28
                   address : IN STD_LOGIC_VECTOR (5 DOWNTO 0);
е
                    clock : IN STD_LOGIC ;
    29
)_
    30
                            : IN STD_LOGIC_VECTOR (31 DOWNTO 0);
                          : IN STD_LOGIC ;
C
    31
                    wren
5İ
    32
                           : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
    33
            );
            END COMPONENT;
    34
1
     35
COMPONENT cpu1
    36
                                                                                  10
                   Ln 24
                          Col 1
                                           VHDL File
I-Bit - /ho...
```


```
◆ cpu_test_sim.vhd <a> □</a> Compilation Report - lab6 <a> □</a> <a> ○</a> reset_circuit.vhd <a> □</a> </a>
| 🚭 | AA 😘 (7 | 享享 | O Of fO Ok Ok | O 🔼 | 🛂 | 🚉 ab/ | 🚞 🗏 🖺
    占
         COMPONENT cpul
36
37
           PORT (
    38
               clk
                        : in std_logic;
               mem_clk : in std_logic;
39
40
                     : in std_logic;
                       : in std_logic_vector(31 downto 0);
41
               dataIn
42
                        : out std_logic_vector(31 downto 0);
43
               addrOut : out std_logic_vector(31 downto 0);
44
               wEn : out std_logic;
45
               dOutA, dOutB : out std_logic_vector(31 downto 0);
               dOutC, dOutZ : out std_logic;
46
47
               dOutIR : out std_logic_vector(31 downto 0);
48
               dOutPC : out std_logic_vector(31 downto 0);
49
               outT : out std_logic_vector(2 downto 0);
50
               wen_mem, en_mem : out std_logic);
         END COMPONENT;
51
52
53
         signal cpu_to_mem: std_logic_vector(31 downto 0);
54
         signal mem_to_cpu: std_logic_vector(31 downto 0);
55
         signal add_from_cpu: std_logic_vector(31 downto 0);
56
         signal wen_from_cpu: std_logic;
57
58
      BEGIN
59
       -- Component instantiations.
         main_memory : system_memory
60
            PORT MAP (
61
    address => add_from_cpu(5 downto 0),
62
                clock => memClk,
63
                data => cpu_to_mem,
                wren => wen_from_cpu,
65
66
                q => mem_to_cpu
67
             );
68
         main_processor : cpul
69
           PORT MAP (
    70
             clk => cpuClk,
              Ln 24 Col 1
                                       VHDL File
```

```
🧼 cpu_test_sim.vhd 🔼 📗 🕁 Compilation Report - lab6 🔃 📗 🔷 reset_circuit.vhd 🔃 📗
     | 🗃 | AA 📞 (7) | 準 準 | O OC TO OL OL | O 🔼 | 🙋 | 257 ab/ | 🚞 🗏 🖺
×
     58
            BEGIN
     59
              - Component instantiations.
     60
               main_memory : system_memory
                  PORT MAP (
     61
          62
                       address => add_from_cpu(5 downto 0),
                       clock => memClk,
     63
     64
                       data => cpu_to_mem,
     65
                       wren => wen_from_cpu,
     66
                       q => mem_to_cpu
     67
                   );
     68
               main_processor : cpu1
     69
                  PORT MAP (
          70
                   clk => cpuClk,
                   mem_clk => memClk.
     71
     72
                   rst => rst,
     73
                   dataIn => mem_to_cpu,
     74
                   dataOut => cpu_to_mem,
                   addrOut => add_from_cpu,
     75
                   wEn => wen_from_cpu,
     76
     77
                   dOutA => outA,
                   dOutB => outB,
     78
     79
                   dOutC => outC,
     80
                   dOutZ => outZ,
                   dOutIR => outIR,
     81
     82
                   dOutPC => outPC,
j€
     83
                   outT => T_Info,
     84
                   wen mem => wen mem.
le
     85
                   en_mem => en_mem
0.
     86
                   );
С
     87
si
     88
               addrOut <= add_from_cpu(5 downto 0);
     89
               wEn <= wen_from_cpu;
(
     90
               memDataOut <= mem_to_cpu;
nl
               memDataIn <= cpu_to_mem;</pre>
     91
Qi
     92
            END behavior;
                                               VHDL File
                                                                                          100%
                    Ln 24
                             Col 1
4-Bit - /ho...
```


CPU\_TEST\_Sim compiles successfully:




## Reset\_circuit VHDL code:



# We compile reset circuit VHDL code successfully.





#### Waveform of reset circuit




Timing waveforms for the rest of the lab manual as directed:


# LDAI, STA, CLRA, LDA






## LUI







#### ANDI




### **ADDI**




### ORI







# **SUB**




#### **DFCA**





## **INCA**





### **ROR**





#### **BNE**

