



In this lab, we will be interconnecting the components (PC, Registers, data memory and ALU, reducer, extender etc.) required to create the CPU's data-path. Most of the components were created in the previous labs and their names are listed below. You can find the screenshots of the VHDL codes of the rest of the necessary components for building and testing the data-path.

The VHDL code of LZE can be seen below.



The VHDL code of UZE can be seen below.



The VHDL code of RED can be seen below.

Quartus II 64-bit - /home/student1/mcoskun/Documents/coe608/lab4b/data_path - data_path

File Edit View Project Assignments Processing Tools Window Help Search altera.com

Project Navigator

- LZE.vhd
- UZE.vhd
- RED.vhd
- mux4to1.vhd
- data_path.vhd
- LDAI.vwf
- LDBI.vwf

Hierarchy Files

Tasks

Flow: Full Design Customize...

Task

- Start Project
- Create Design
- Assign Constraints

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity RED is
6  port (RED_in      : in std_logic_vector(31 downto 0);
7        RED_out     : out unsigned(7 downto 0));
8  end entity;
9
10 architecture Behavior of RED is
11 begin
12     RED_out <= unsigned(RED_in(7 downto 0));
13 end Behavior;

```

Messages

| Type | ID | Message |
|-------------|--------|--|
| Information | 204019 | Generated file data_path.vho in folder "/home/student1/mcoskun/Documents/coe608/lab4b/simulation/models" |
| Information | 204019 | Generated file data_path_7_1200mv_85c_vhd_slow.sdo in folder "/home/student1/mcoskun/Documents/coe608/1" |
| Information | 204019 | Generated file data_path_7_1200mv_0c_vhd_slow.sdo in folder "/home/student1/mcoskun/Documents/coe608/1a" |
| Information | 204019 | Generated file data_path_min_1200mv_0c_vhd_fast.sdo in folder "/home/student1/mcoskun/Documents/coe608/1a" |
| Information | 204019 | Generated file data_path_vhd.sdo in folder "/home/student1/mcoskun/Documents/coe608/lab4b/simulation/mo" |
| Information | | Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings |
| Information | 293000 | Quartus II Full Compilation was successful. 0 errors, 28 warnings |

Quartus II 64-Bit - /home/student1/mcoskun/Documents/coe608/lab4b/data_path - data_path

100% 00:01:25

The VHDL code of mux4to1 can be seen below.

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

data_path

Project Navigator

- LZE.vhd
- UZE.vhd
- RED.vhd
- mux4to1.vhd**
- data_path.vhd
- LDAI.vwf
- LDBI.vwf

Hierarchy Files

Tasks

low: Full Design Customize...

Task

- Start Project
- Create Design
- Assign Constraints

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity mux4to1 is
5  port ( s      : in std_logic_vector(1 downto 0);
6        X1,X2,X3,X4 : in std_logic_vector(31 downto 0);
7        f      : out std_logic_vector(31 downto 0)
8  );
9  end mux4to1;
10
11 architecture Behavior of mux4to1 is
12 begin
13     with s select
14         f <= X1 when "00",
15             X2 when "01",
16             X3 when "10",
17             X4 when "11";
18 end Behavior;

```



Messages

| Type | ID | Message |
|-------------|--------|---|
| Information | 204019 | Generated file data_path.vho in folder "/home/student1/mcoskun/Documents/coe608/lab4b/simulation/models |
| Information | 204019 | Generated file data_path_7_1200mv_85c_vhd_slow.sdo in folder "/home/student1/mcoskun/Documents/coe608/1 |
| Information | 204019 | Generated file data_path_7_1200mv_0c_vhd_slow.sdo in folder "/home/student1/mcoskun/Documents/coe608/la |
| Information | 204019 | Generated file data_path_min_1200mv_0c_vhd_fast.sdo in folder "/home/student1/mcoskun/Documents/coe608/ |
| Information | 204019 | Generated file data_path_vhd.sdo in folder "/home/student1/mcoskun/Documents/coe608/lab4b/simulation/mo |
| Information | | Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings |
| Information | 293000 | Quartus II Full Compilation was successful. 0 errors, 28 warnings |

Quartus II 64-Bit - /home/student1/mcoskun/
Documents/coe608/lab4b/data_path - data_path

100% 00:01:25

The VHDL code of data_path can be seen below.



Quartus II 64-Bit - /home/student1/mcoskun/Documents/coe608/lab4b/data_path - data_path

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

data_path

Project Navigator

- data_mem.vhd
- alu.vhd
- adder32.vhd
- adder16.vhd
- adder4.vhd
- add.vhd
- LZE.vhd
- UZE.vhd
- RED.vhd
- mux4to1.vhd
- data_path.vhd
- LDAI.vwf
- LDBI.vwf

Hierarchy Files

Tasks

Flow: Full Design Customize...

Task

- Start Project
- Create Design
- Assign Constraints
- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate)
- TimeQuest Timing

```

71      clr      : in std_logic;
72      clk      : in std_logic;
73      Q        : out std_logic_vector(31 downto 0)
74    );
75  end component;
76
77  --PC
78  component pc is
79    port( clr      : in std_logic;
80          clk      : in std_logic;
81          ld       : in std_logic;
82          inc       : in std_logic;
83          d         : in std_logic_vector(31 downto 0);
84          q         : out std_logic_vector(31 downto 0)
85    );
86  end component;
87
88  --LZE
89  component LZE is
90    port( LZE_in   : in std_logic_vector(31 downto 0);
91          LZE_out  : out std_logic_vector(31 downto 0)
92    );
93  end component;
94
95  --UZE
96  component UZE is
97    port( UZE_in   : in std_logic_vector(31 downto 0);
98          UZE_out  : out std_logic_vector(31 downto 0)
99    );
100  end component;
101
102  --RED
103  component RED is
104    port( RED_in   : in std_logic_vector(31 downto 0);
105          RED_out  : out unsigned(7 downto 0)
106    );

```

100% 00:01:2

Quartus II 64-Bit - /home/student1/mcoskun/Documents/coe608/lab4b/data_path - data_path

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

data_path

Project Navigator

- data_mem.vhd
- alu.vhd
- adder32.vhd
- adder16.vhd
- adder4.vhd
- add.vhd
- LZE.vhd
- UZE.vhd
- RED.vhd
- mux4to1.vhd
- data_path.vhd
- LDAI.vwf
- LDBI.vwf

Hierarchy Files

Tasks

Flow: Full Design Customize...

Task

- Start Project
- Create Design
- Assign Constraints
- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate)
- TimeQuest Timing

```

106    );
107  end component;
108
109  --MUX2to1
110  component mux2to1 is
111    port( s      : in std_logic;
112          w0,w1   : in std_logic_vector(31 downto 0);
113          f       : out std_logic_vector(31 downto 0)
114    );
115  end component;
116
117  --MUX4to1
118  component mux4to1 is
119    port( s      : in std_logic_vector(1 downto 0);
120          X1,X2,X3,X4 : in std_logic_vector(31 downto 0);
121          f       : out std_logic_vector(31 downto 0)
122    );
123  end component;
124
125  --ALU
126  component alu is
127    port( a      : in std_logic_vector(31 downto 0);
128          b      : in std_logic_vector(31 downto 0);
129          op      : in std_logic_vector(2 downto 0);
130          result   : out std_logic_vector(31 downto 0);
131          zero     : out std_logic;
132          cout     : out std_logic
133    );
134  end component;
135
136  --Signal Instantiations
137  signal IR_OUT      : std_logic_vector(31 downto 0);
138  signal data_bus_s  : std_logic_vector(31 downto 0);
139  signal LZE_out_PC  : std_logic_vector(31 downto 0);
140  signal LZE_out_A_Mux : std_logic_vector(31 downto 0);
141  signal LZE_out_B_Mux : std_logic_vector(31 downto 0);

```

100% 00:01:25

Applications Places System Sun Mar 6, 19:32

Quartus II 64-Bit - /home/student1/mcoskun/Documents/coe608/lab4b/data_path - data_path

File Edit View Project Assignments Processing Tools Window Help Search altera.com

data_path

Project Navigator

- data_mem.vhd
- alu.vhd
- adder32.vhd
- adder16.vhd
- adder4.vhd
- add.vhd
- LZE.vhd
- UZE.vhd
- RED.vhd
- mux4to1.vhd
- data_path.vhd
- LDAI.vwf
- LDBI.vwf

Hierarchy Files

Tasks

Flow: Full Design Customize...

Task

- Start Project
- Create Design
- Assign Constraints
- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate)
- TimeQuest Timing

```
140 signal LZE_out_A_Mux : std_logic_vector(31 downto 0);
141 signal LZE_out_B_Mux : std_logic_vector(31 downto 0);
142 signal RED_out_Data_Mem : unsigned(7 downto 0);
143 signal A_Mux_out : std_logic_vector(31 downto 0);
144 signal B_Mux_out : std_logic_vector(31 downto 0);
145 signal reg_A_out : std_logic_vector(31 downto 0);
146 signal reg_B_out : std_logic_vector(31 downto 0);
147 signal reg_Mux_out : std_logic_vector(31 downto 0);
148 signal data_mem_out : std_logic_vector(31 downto 0);
149 signal UZE_IM_MUX1_out : std_logic_vector(31 downto 0);
150 signal IM_MUX1_out : std_logic_vector(31 downto 0);
151 signal LZE_IM_MUX2_out : std_logic_vector(31 downto 0);
152 signal IM_MUX2_out : std_logic_vector(31 downto 0);
153 signal ALU_out : std_logic_vector(31 downto 0);
154 signal zero_flag : std_logic;
155 signal carry_flag : std_logic;
156 signal temp : std_logic_vector(30 downto 0) := (others=>'0');
157 signal out_pc_sig : std_logic_vector(31 downto 0);
158
159 begin
160 IR: register32 port map(data_bus_s, Ld_IR, Clr_IR, Clk, IR_OUT);
161
162 LZE_PC: LZE port map(IR_OUT, LZE_out_PC);
163
164 PC0: PC port map(CLR_PC, Clk, Ld_PC, INC_PC, LZE_out_PC, out_pc_sig); --ADDR_OUT (goes after LZE_out_PC)
165
166 LZE_A_Mux: LZE port map(IR_OUT, LZE_out_A_Mux);
167
168 A_Mux0: mux2to1 port map(A_MUX, data_bus_s, LZE_out_A_Mux, A_Mux_out);
169
170 Reg_A: register32 port map(A_Mux_out, Ld_A, Clr_A, Clk, reg_A_out);
171
172 LZE_B_Mux: LZE port map(IR_OUT, LZE_out_B_Mux);
173
174 B_Mux0: mux2to1 port map(B_MUX, data_bus_s, LZE_out_B_Mux, B_Mux_out);
175
```

Quartus II 64-Bit - /home/student1/mcoskun/Documents/coe608/lab4b/data_path - data_path

File Edit View Project Assignments Processing Tools Window Help Search altera.com

data_path

Project Navigator

- data_mem.vhd
- alu.vhd
- adder32.vhd
- adder16.vhd
- adder4.vhd
- add.vhd
- LZE.vhd
- UZE.vhd
- RED.vhd
- mux4to1.vhd
- data_path.vhd
- LDAI.vwf
- LDBI.vwf

Hierarchy Files

Tasks


Flow: Full Design Customize...


Task

- Start Project
- Create Design
- Assign Constraints
- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate)
- TimeQuest Timing


```
171 LZE_B_Mux: LZE port map(IR_OUT, LZE_out_B_Mux);
172
173 B_Mux0: mux2to1 port map(B_MUX, data_bus_s, LZE_out_B_Mux, B_Mux_out);
174
175 Reg_B: register32 port map(B_Mux_out, Ld_B, Clr_B, Clk, reg_B_out);
176
177 Reg_Mux0: mux2to1 port map(REG_MUX, reg_A_out, reg_B_out, Reg_Mux_out);
178
179 RED_Data_Mem: RED port map(IR_OUT, RED_out_Data_Mem);
180
181 Data_Mem0: data_mem port map(mClk, RED_out_Data_Mem, Reg_Mux_out, WEN, EN, data_mem_out);
182
183 UZE_IM_MUX1: UZE port map(IR_OUT, UZE_IM_MUX1_out);
184
185 IM_MUX1a: mux2to1 port map(IM_MUX1, reg_A_out, UZE_IM_MUX1_out, IM_MUX1_out);
186
187 LZE_IM_MUX2: LZE port map(IR_OUT, LZE_IM_MUX2_out);
188
189 IM_MUX2a: mux4to1 port map(IM_MUX2, reg_B_out, LZE_IM_MUX2_out, (temp&'1'), (others=>'0'), IM_MUX2_out);
190
191 ALU0: ALU port map(IM_MUX1_out, IM_MUX2_out, ALU_Op, ALU_out, zero_flag, carry_flag);
192
193 DATA_MUX0: mux4to1 port map(DATA_MUX, DATA_IN, data_mem_out, ALU_out, (others=>'0'), data_bus_s);
194
195
196 DATA_BUS <= data_bus_s;
197 OUT_A <= reg_A_out;
198 OUT_B <= reg_B_out;
199 OUT_IR <= IR_OUT;
200 ADDR_OUT <= out_pc_sig;
201 OUT_PC <= out_pc_sig;
202 MEM_ADDR <= RED_out_Data_Mem;
203 MEM_IN <= Reg_Mux_out;
204 MEM_OUT <= data_mem_out;
205
206 end Behavior;
```


After compiling successfully, the waveform of the unit (LDAI) created following the lab manual is displayed below (function waveform).







After compiling successfully, the waveform of the unit (LDBI) created following the lab manual is displayed below (function waveform).





After compiling successfully, the waveform of the unit (LDAI) created following the lab manual is displayed below (timing waveform).





Using “Table1: Supported Instructions and their Format” provided in the lab manual CPU_Specification1, the rest of the instructions has been applied and the table below has been filled accordingly.

Student Name: Munevver Coskun Student#: 500923319 Section: 06

| <i>INST</i> | CLR_IR LD_IR | LD_PC INC_PC | CLR_A LD_A | CLR_B LD_B | CLR_C LD_C | CLR_Z LD_Z | ALU OP | EN WEN | A/B MUX | REG MUX | Data MUX | IM_MUX1 IM_MUX2 |
|-------------|-----------------|-----------------|---------------|---------------|---------------|---------------|-----------|-----------|------------|------------|-------------|--------------------|
| LDA | 0/0 | 0/0 | 0/1 | 0/0 | 0/0 | 0/0 | XXX | 1/0 | 0/X | X | 01 | X |
| LDB | 0/0 | 0/0 | 0/0 | 0/1 | 0/0 | 0/0 | XXX | 1/0 | X/0 | X | 01 | X |
| STA | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | XXX | 1/1 | X | 0 | X | X |
| STB | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | XXX | 1/1 | X | 1 | X | X |
| JMP | 0/0 | 1/0 | 0/0 | 0/0 | 0/0 | 0/0 | XXX | X | X | X | X | X |
| LDAI | 0/0 | 0/0 | 0/1 | 0/0 | 0/0 | 0/0 | XXX | X | 1/X | X | X | X |
| LDBI | 0/0 | 0/0 | 0/0 | 0/1 | 0/0 | 0/0 | XXX | X | X/1 | X | X | X |

| | | | | | | | | | | | | |
|-----------------|-----|-----|-----|-----|-----|-----|-----|---|-----|---|----|------|
| LUI | 0/0 | 0/0 | 0/1 | 1/0 | 0/0 | 0/0 | 001 | X | 0/X | X | 10 | 1/X |
| ANDI | 0/0 | 0/0 | 0/1 | 0/0 | 0/1 | 0/1 | 000 | X | 0/X | X | 10 | 0/01 |
| DECA | 0/0 | 0/0 | 0/1 | 0/0 | 0/1 | 0/1 | 110 | X | 0/X | X | 10 | 0/10 |
| ADD | 0/0 | 0/0 | 0/1 | 0/0 | 0/1 | 0/1 | 010 | X | 0/X | X | 10 | 0/00 |
| SUB | 0/0 | 0/0 | 0/1 | 0/0 | 0/1 | 0/1 | 110 | X | 0/X | X | 10 | 0/00 |
| INCA | 0/0 | 0/0 | 0/1 | 0/0 | 0/1 | 0/1 | 010 | X | 0/X | X | 10 | 0/10 |
| AND | 0/0 | 0/0 | 0/1 | 0/0 | 0/1 | 0/1 | 000 | X | 0/X | X | 10 | 0/00 |
| ADDI | 0/0 | 0/0 | 0/1 | 0/0 | 0/1 | 0/1 | 010 | X | 0/X | X | 10 | 0/01 |
| ORI | 0/0 | 0/0 | 0/1 | 0/0 | 0/1 | 0/1 | 001 | X | 0/X | X | 10 | 0/01 |
| ROL | 0/0 | 0/0 | 0/1 | 0/0 | 0/1 | 0/1 | 100 | X | 0/X | X | 10 | 0/X |
| ROR | 0/0 | 0/0 | 0/1 | 0/0 | 0/1 | 0/1 | 101 | X | 0/X | X | 10 | 0/X |
| CLRA | 0/0 | 0/0 | 1/0 | 0/0 | 0/0 | 0/0 | XXX | X | X | X | X | X |
| CLRB | 0/0 | 0/0 | 0/0 | 1/0 | 0/0 | 0/0 | XXX | X | X | X | X | X |
| CLRC | 0/0 | 0/0 | 0/0 | 0/0 | 1/0 | 0/0 | XXX | X | X | X | X | X |
| CLRZ | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | 1/0 | XXX | X | X | X | X | X |
| PC <= PC+4 | 0/0 | 1/1 | 0/0 | 0/0 | 0/0 | 0/0 | XXX | X | X | X | X | X |
| IR <= M[INST] | 0/1 | 0/0 | 0/0 | 0/0 | 0/0 | 0/0 | XXX | X | X | X | 00 | X |
| PC <= IR[15..0] | 0/0 | 1/0 | 0/0 | 0/0 | 0/0 | 0/0 | XXX | X | X | X | X | X |

Table 1: Data-Path Control Signals

Questions:

1.It implements INCA by setting the values of the inputs of the components to the values of INCA. Using the given Table (Table1: Supported Instructions and their Format) for instructions of INCA, ADDI, LDBI, and LDA operations.

2.Means Max frequency at which the circuit can operate without any hazards or glitches. We find the average of fall and rise values in the compilation report and 1/ the average gives us frequency.

3. Average of fall and rise values of DATA BUS []. The answer is: 24.5255