

In this lab, we will be interconnecting the components (PC, Registers, data memory and ALU, reducer, extender etc.) required to create the CPU's data-path. Most of the components were created in the previous labs and their names are listed below. You can can find the screenshots of the VHDL codes of the rest of the necessary components for building and testing the data-path.


The VHDL code of LZE can be seen below.




The VHDL code of UZE can be seen below.




The VHDL code of RED can be seen below.





The VHDL code of mux4to1 can be seen below.




The VHDL code of data_path can be seen below.










After compiling successfully, the waveform of the unit (LDAI) created following the lab manual is displayed below (function waveform).







After compiling successfully, the waveform of the unit (LDAI) created following the lab manual is displayed below (timing waveform).







After compiling successfully, the waveform of the unit (LDBI) created following the lab manual is displayed below (function waveform).





After compiling successfully, the waveform of the unit (LDAI) created following the lab manual is displayed below (timing waveform).





Using "Table1: Supported Instructions and their Format" provided in the lab manual CPU_Specification1, the rest of the instructions has been applied and the table below has been filled accordingly.

Student Name: __Munevver Coskun__ Student#:__500923319__ Section: __06_

INST	CLR_IR LD_IR	LD_PC INC_PC	CLR_A LD_A	CLR_B LD_B	CLR_C LD_C	CLR_Z LD_Z	ALU OP	EN WEN	A/B MUX	REG MUX	Data MUX	IM_MUX1 IM_MUX2
LDA	0/0	0/0	0/1	0/0	0/0	0/0	XXX	1/0	0/X	X	01	X
LDB	0/0	0/0	0/0	0/1	0/0	0/0	XXX	1/0	X/0	X	01	X
STA	0/0	0/0	0/0	0/0	0/0	0/0	XXX	1/1	X	0	X	X
STB	0/0	0/0	0/0	0/0	0/0	0/0	XXX	1/1	X	1	X	X
JMP	0/0	1/0	0/0	0/0	0/0	0/0	XXX	X	X	X	X	X
LDAI	0/0	0/0	0/1	0/0	0/0	0/0	XXX	X	1/X	X	X	X
LDBI	0/0	0/0	0/0	0/1	0/0	0/0	XXX	X	X/1	X	X	X

LUI	0/0	0/0	0/1	1/0	0/0	0/0	001	X	0/X	X	10	1/X
ANDI	0/0	0/0	0/1	0/0	0/1	0/1	000	X	0/X	X	10	0/01
DECA	0/0	0/0	0/1	0/0	0/1	0/1	110	X	0/X	X	10	0/10
ADD	0/0	0/0	0/1	0/0	0/1	0/1	010	X	0/X	X	10	0/00
SUB	0/0	0/0	0/1	0/0	0/1	0/1	110	X	0/X	X	10	0/00
INCA	0/0	0/0	0/1	0/0	0/1	0/1	010	X	0/X	X	10	0/10
AND	0/0	0/0	0/1	0/0	0/1	0/1	000	X	0/X	X	10	0/00
ADDI	0/0	0/0	0/1	0/0	0/1	0/1	010	X	0/X	X	10	0/01
ORI	0/0	0/0	0/1	0/0	0/1	0/1	001	X	0/X	X	10	0/01
ROL	0/0	0/0	0/1	0/0	0/1	0/1	100	X	0/X	X	10	0/X
ROR	0/0	0/0	0/1	0/0	0/1	0/1	101	X	0/X	X	10	0/X
CLRA	0/0	0/0	1/0	0/0	0/0	0/0	XXX	X	X	X	X	X
CLRB	0/0	0/0	0/0	1/0	0/0	0/0	XXX	X	X	X	X	X
CLRC	0/0	0/0	0/0	0/0	1/0	0/0	XXX	X	X	X	X	X
CLRZ	0/0	0/0	0/0	0/0	0/0	1/0	XXX	X	X	X	X	X
PC <= PC+4	0/0	1/1	0/0	0/0	0/0	0/0	XXX	X	X	X	X	X
IR <= M[INST]	0/1	0/0	0/0	0/0	0/0	0/0	XXX	X	X	X	00	X
PC <= IR[150]	0/0	1/0	0/0	0/0	0/0	0/0	XXX	X	X	X	X	X
		1	1	1	·	·			1	1		

Table 1: Data-Path Control Signals

Questions:

- 1.It implements INCA by setting the values of the inputs of the components to the values of INCA. Using the given Table (Table1: Supported Instructions and their Format) for instructions of INCA, ADDI, LDBI, and LDA operations.
- 2.Means Max frequency at which the circuit can operate without any hazards or glitches. We find the average of fall and rise values in the compilation report and 1/ the average gives us frequency.
- 3. Average of fall and rise values of DATA BUS []. The answer is: 24.5255