



Below, you will see the implementation of 4-bit adder, 16-bit adder, 32-bit adder, fulladd, and ALU to create a 32-bit Arithmetic Logic Unit (ALU) capable of performing six operations using VHDL. The 32-bit ALU consists of two 32-bit inputs (a, b), 32-bit output (Result), 3-bit control signals (op), and two status flags (zero and Carry).

The VHDL code of the 16-bit adder can be seen below.




```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity adder16 is
5  port (
6      Cin      :    in    std_logic;
7      X, Y     :    in    std_logic_vector(15 downto 0);
8      S        :    out   std_logic_vector(15 downto 0);
9      Cout     :    out   std_logic
10 );
11 end adder16;
12
13 architecture Behavior of adder16 is
14     component adder4
15     port (
16         Cin      :    in    std_logic;
17         X, Y     :    in    std_logic_vector(3 downto 0);
18         S        :    out   std_logic_vector(3 downto 0);
19         Cout     :    out   std_logic
20     );
21 end component;
22 signal C      :    std_logic_vector(1 to 3);
23
24 begin
25     stage0 : adder4 port map (Cin, X(3 downto 0), Y(3 downto 0), S(3 downto 0), C(1));
26     stage1 : adder4 port map (C(1), X(7 downto 4), Y(7 downto 4), S(7 downto 4), C(2));
27     stage2 : adder4 port map (C(2), X(11 downto 8), Y(11 downto 8), S(11 downto 8), C(3));
28     stage3 : adder4 port map (C(3), X(15 downto 12), Y(15 downto 12), S(15 downto 12), Co
29 end Behavior;
30
```

After compiling successfully, the waveform of 16-bit adder created following the lab manual is displayed below (Function waveform).



After compiling successfully, the waveform of 16-bit adder created following the lab manual is displayed below (Timing waveform).



The VHDL code of the fulladd can be seen below.


The screenshot displays the Quartus II 64-Bit IDE interface. The main window shows the VHDL code for a full adder entity named 'fulladd'. The code is as follows:

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity fulladd is
5     port (
6         Cin, x, y      : in    std_logic;
7         s, Cout        : out   std_logic
8     );
9 end fulladd;
10
11 architecture Behavior of fulladd is
12 begin
13     s <= x xor y xor Cin;
14     Cout <= (x and y) or (Cin and x) or (Cin and y);
15 end Behavior;
```


The Project Navigator on the left shows the file structure, including 'fulladd.vhd', 'fulladd.vwf', 'adder4.vhd', 'adder4.vwf', 'adder16.vhd', and 'adder16.vwf'. The Messages window at the bottom shows the compilation results:

Type	ID	Message
Information	204019	Generated file ALU_7_1200mv_85c_v_slow.sdo in folder "/home/student1/mcoskun/Documents/coe608/lab3_1/simulation/qsim/7_1200mv_85c_v_slow.sdo"
Information	204019	Generated file ALU_7_1200mv_0c_v_slow.sdo in folder "/home/student1/mcoskun/Documents/coe608/lab3_1/simulation/qsim/7_1200mv_0c_v_slow.sdo"
Information	204019	Generated file ALU_min_1200mv_0c_v_fast.sdo in folder "/home/student1/mcoskun/Documents/coe608/lab3_1/simulation/qsim/7_1200mv_0c_v_fast.sdo"
Information	204019	Generated file ALU_v.sdo in folder "/home/student1/mcoskun/Documents/coe608/lab3_1/simulation/qsim/7_1200mv_0c_v_fast.sdo"
Information	293000	Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
Information	293000	Quartus II Full Compilation was successful. 0 errors, 8 warnings

After compiling successfully, the waveform of fulladd created following the lab manual is displayed below (Function waveform).



After compiling successfully, the waveform of fulladd created following the lab manual is displayed below (Timing waveform).



The VHDL code of the 4-bit adder can be seen below.

The screenshot displays the Quartus II 64-Bit IDE interface. The main window shows the VHDL code for a 4-bit adder, `adder4.vhd`. The code defines an entity `adder4` with inputs `Cin`, `X`, and `Y`, and outputs `S` and `Cout`. It uses a component `fulladd` to implement the adder logic. The compilation status is shown in the Messages window at the bottom, indicating a successful compilation with 0 errors and 8 warnings.


```
1 library ieee;
2 use ieee.std_logic_1164.all;
3
4 entity adder4 is
5     port (
6         Cin      : in    std_logic;
7         X, Y      : in    std_logic_vector(3 downto 0);
8         S         : out   std_logic_vector(3 downto 0);
9         Cout      : out   std_logic
10    );
11 end adder4;
12
13 architecture Behavior of adder4 is
14     component fulladd
15     port (
16         Cin, x, y      : in    std_logic;
17         s, Cout        : out   std_logic
18     );
19 end component;
20
21 signal C : std_logic_vector(1 to 3);
22
23 begin
24     stage0 : fulladd port map(Cin, X(0), Y(0), S(0), C(1));
25     stage1 : fulladd port map(C(1), X(1), Y(1), S(1), C(2));
26     stage2 : fulladd port map(C(2), X(2), Y(2), S(2), C(3));
27     stage3 : fulladd port map(C(3), X(3), Y(3), S(3), Cout);
28 end Behavior;
```

Messages window:


Type	ID	Message
Information	293000	Quartus II Full Compilation was successful. 0 errors, 8 warnings

System (11) Processing (129) 100% 00:00:51

After compiling successfully, the waveform of 4-bit adder created following the lab manual is displayed below (Function waveform).



After compiling successfully, the waveform of 4-bit adder created following the lab manual is displayed below (Timing waveform).




The VHDL code of the 32-bit adder can be seen below.

The screenshot displays the Quartus II IDE interface. The main window shows the VHDL code for a 32-bit adder, `adder32.vhd`. The code is as follows:


```
2 use ieee.std_logic_1164.all;
3
4 entity adder32 is
5     port (
6         Cin      : in    std_logic;
7         X, Y      : in    std_logic_vector(31 downto 0);
8         S         : out   std_logic_vector(31 downto 0);
9         Cout      : out   std_logic
10    );
11 end adder32;
12
13 architecture Behavior of adder32 is
14     component adder16
15     port (
16         Cin      : in    std_logic;
17         X, Y      : in    std_logic_vector(15 downto 0);
18         S         : out   std_logic_vector(15 downto 0);
19         Cout      : out   std_logic
20    );
21 end component;
22
23 signal C        : std_logic;
24
25 begin
26     stage0 : adder16 port map (Cin, X(15 downto 0), Y(15 downto 0), S(15 downto 0), C);
27     stage1 : adder16 port map (C, X(31 downto 16), Y(31 downto 16), S(31 downto 16), Cout);
28 end Behavior;
```

The Project Navigator on the left shows the file hierarchy, including `adder32.vhd` and `adder32.vwf`. The Messages window at the bottom indicates a successful compilation: "293000 Quartus II Full Compilation was successful. 0 errors, 8 warnings".

After compiling successfully, the waveform of 32-bit adder created following the lab manual is displayed below (Function waveform).



After compiling successfully, the waveform of 32-bit adder created following the lab manual is displayed below (Timing waveform).



The VHDL code of the ALU can be seen below.

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.std_logic_arith.all;
4 use ieee.std_logic_unsigned.all;
5 use ieee.numeric_std.all;
6
7 entity alu is
8     port (
9         a, b : in std_logic_vector(31 downto 0);
10         op : in std_logic_vector(2 downto 0);
11         result : out std_logic_vector(31 downto 0);
12         zero, cout : out std_logic );
13 end alu;
14
15 architecture Behavior of alu is
16     component adder32
17     port (
18         Cin : in std_logic;
19         X, Y : in std_logic_vector(31 downto 0);
20         S : out std_logic_vector(31 downto 0);
21         Cout : out std_logic );
22     end component;
23
24     signal result_s : std_logic_vector(31 downto 0) := (others => '0');
25     signal result_add : std_logic_vector(31 downto 0) := (others => '0');
26     signal result_sub : std_logic_vector(31 downto 0) := (others => '0');
27     signal cout_s : std_logic := '0';
28     signal cout_add : std_logic := '0';
29     signal cout_sub : std_logic := '0';
30     signal zero_s : std_logic;
31
32 begin
33     add0 : adder32 port map (op(2), a, b, result_add, cout_add);
34     sub0 : adder32 port map (op(2), a, not b, result_sub, cout_sub);
35
36     process (a, b, op)
37
38     end process;
```

Quartus II 64-Bit - /home/student1/mcoskun/Documents/coe608/lab3_1/ALU - ALU

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator

Files

- fulladd.vhd
- fulladd.vwf
- adder4.vhd
- adder4.vwf
- adder16.vhd
- adder16.vwf
- adder32.vhd
- adder32.vwf
- alu.vhd

Compilation Report - ALU

alu.vhd

```
35
36 process (a, b, op)
37 begin
38     case (op) is
39         when "000" =>
40             result_s <= a and b;
41             cout_s <= '0';
42         when "001" =>
43             result_s <= a or b;
44             cout_s <= '0';
45         when "010" =>
46             result_s <= result_add;
47             cout_s <= cout_add;
48         when "011" =>
49             result_s <= b;
50             cout_s <= '0';
51         when "110" =>
52             result_s <= result_sub;
53             cout_s <= cout_sub;
54         when "100" =>
55             result_s <= a(30 downto 0) & '0';
56             cout_s <= a(31);
57         when "101" =>
58             result_s <= '0' & a(31 downto 1);
59             cout_s <= '0';
60         when others =>
61             result_s <= a;
62             cout_s <= '0';
63     end case;
64
65     case(result_s) is
66         when (others => '0') =>
67             zero_s <= '1';
68         when others =>
69             zero_s <= '0';
70     end case;
```

Flow: F Customize...

Assign Co

Compile C

Analysi

Fitter (

Assembl

TimeQ

EDA Ne

Program I

Verifu Des

Ln 20 Col 28 VHDL File 100% 00:00:55

Quartus II 64-Bit - /home/student1/mcoskun/Documents/coe608/lab3_1/ALU - ALU

File Edit View Project Assignments Processing Tools Window Help Search altera.com

Project Navigator

- Files
 - fulladd.vhd
 - fulladd.vwf
 - adder4.vhd
 - adder4.vwf
 - adder16.vhd
 - adder16.vwf
 - adder32.vhd
 - adder32.vwf
 - alu.vhd

Tasks

Flow: F Customize...

- Assign Co
- Compile C
- Analysi
- Fitter (
- Assembl
- TimeQ
- EDA Ne
- Program I
- Verifv Dec


Compilation Report - ALU

alu.vhd


```
42      when "001" =>
43          result_s <= a or b;
44          cout_s <= '0';
45      when "010" =>
46          result_s <= result_add;
47          cout_s <= cout_add;
48      when "011" =>
49          result_s <= b;
50          cout_s <= '0';
51      when "110" =>
52          result_s <= result_sub;
53          cout_s <= cout_sub;
54      when "100" =>
55          result_s <= a(30 downto 0) & '0';
56          cout_s <= a(31);
57      when "101" =>
58          result_s <= '0' & a(31 downto 1);
59          cout_s <= '0';
60      when others =>
61          result_s <= a;
62          cout_s <= '0';
63      end case;
64
65      case(result_s) is
66      when (others => '0') =>
67          zero_s <= '1';
68      when others =>
69          zero_s <= '0';
70      end case;
71
72      end process;
73
74      result <= result_s;
75      cout <= cout_s;
76      zero <= zero_s;
77  end Behavior;
```

Ln 59 Col 27 VHDL File 100% 00:00:55

After compiling successfully, the waveform of ALU created following the lab manual is displayed below (Function waveform).



After compiling successfully, the waveform of ALU created following the lab manual is displayed below (Timing waveform).



Worst Case delays for various inputs and operations

Quartus II 64-Bit - /home/student1/mcoskun/Documents/coe608/lab3_1/ALU - ALU

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

Project Navigator

Files

- fulladd.vhd
- fulladd.vwf
- adder4.vhd
- adder4.vwf
- adder16.vhd
- adder16.vwf
- adder32.vhd
- adder32.vwf
- alu.vhd
- ALU.vwf

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Assembler
- TimeQuest Timing Analysis
- Summary
- Parallel Compilation
- Clocks
- Slow 1200mV 85C Model
- Slow 1200mV 0C Model
- Fast 1200mV 0C Model
- Multicorner Timing Analysis
- Multicorner Datasheet
- Propagation Delay
- Minimum Propagation Delay
- Advanced I/O Timing
- Clock Transfers
- Report TCCS
- Report RSKM
- Unconstrained Paths
- Messages
- EDA Netlist Writer
- Flow Messages
- Flow Suppressed Messages

Propagation Delay

	Input Port	Output Port	RR	RF	FR	FF
1	a[2]	zero	48.687	48.374	49.570	49.217
2	b[2]	zero	47.857	47.544	48.673	48.320
3	a[0]	zero	47.822	47.509	48.652	48.299
4	a[1]	zero	47.173	46.860	48.017	47.664
5	b[1]	zero	46.981	46.668	47.830	47.477
6	b[3]	zero	45.570	45.257	46.442	46.089
7	b[0]	zero	46.041	45.720	46.386	46.033
8	op[2]	zero	45.864	45.551	46.256	45.903
9	a[3]	zero	45.472	45.112	46.216	45.863
10	a[0]	result[30]	44.583	44.474	45.137	45.033
11	a[4]	zero	44.439	44.126	45.255	44.902
12	b[4]	zero	44.384	44.018	44.897	44.544
13	b[5]	zero	44.042	43.729	44.824	44.471
14	a[1]	result[30]	43.939	43.830	44.540	44.436
15	b[1]	result[30]	43.788	43.684	44.168	44.059
16	a[2]	result[30]	43.478	43.369	44.181	44.053
17	a[5]	zero	43.527	43.214	44.252	43.899
18	a[2]	cout	43.006			43.721
19	a[2]	result[31]	42.650	42.555	43.493	43.438
20	b[6]	zero	43.049	42.736	43.765	43.412
21	a[7]	zero	42.890	42.577	43.596	43.243
22	b[2]	result[30]	42.743	42.639	43.284	43.148
23	a[6]	zero	42.681	42.368	43.353	43.000
24	a[3]	result[30]	42.429	42.320	43.048	42.944
25	b[7]	zero	42.629	42.316	43.283	42.930
26	b[2]	cout	42.176	39.987	40.489	42.824
27	a[0]	cout	42.141			42.803
28	b[3]	result[30]	42.420	42.316	42.789	42.680

100% 00:01:00

Quartus II 64-Bit - /home/student1/mcoskun/Documents/coe608/lab3_1/ALU - ALU

File Edit View Project Assignments Processing Tools Window Help

Search altera.com

ALU

Project Navigator

Files

- fulladd.vhd
- fulladd.vwf
- adder.vhd
- adder4.vwf
- adder16.vhd
- adder16.vwf
- adder32.vhd
- adder32.vwf
- alu.vhd
- ALU.vwf

erarchy

Files

Tasks

Flow: F Customize...

Analysis

Fitter

Assembler

TimeQuest

Edit

View

Time

EDA Netlist Writer

Program

Compilation Report - ALU

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
 - Fitter
 - Assembler
 - TimeQuest Timing Analysis
 - Summary
 - Parallel Compilation
 - Clocks
 - Slow 1200mV 85C Mode
 - Slow 1200mV 0C Mode
 - Fast 1200mV 0C Mode
 - Multicorner Timing Analysis
 - Multicorner Datasheet
 - Propagation Delay
 - Minimum Propagation Delay
 - Advanced I/O Timing
 - Clock Transfers
 - Report TCCS
 - Report RSKM
 - Unconstrained Paths
 - Messages
 - EDA Netlist Writer
 - Flow Messages
 - Flow Suppressed Messages

Propagation Delay

	Input Port	Output Port	RR	RF	FR	FF
28	b[3]	result[30]	42.420	42.316	42.789	42.680
29	op[2]	result[30]	42.619	42.510	42.771	42.667
30	b[0]	result[30]	42.972	42.868	42.760	42.651
31	a[2]	result[29]	41.798	41.734	42.695	42.571
32	b[2]	result[31]	41.820	41.725	42.596	42.541
33	a[0]	result[29]	42.016	41.951	42.594	42.538
34	a[0]	result[31]	41.785	41.690	42.575	42.520
35	a[1]	cout	41.492			42.168
36	b[1]	cout	41.300	41.032	41.531	41.981
37	a[1]	result[29]	41.372	41.307	41.997	41.941
38	a[1]	result[31]	41.136	41.041	41.940	41.885
39	b[1]	result[31]	40.944	40.849	41.753	41.698
40	b[2]	result[29]	40.968	40.904	41.798	41.674
41	b[4]	result[30]	41.315	41.211	41.667	41.558
42	b[1]	result[29]	41.245	41.189	41.601	41.536
43	a[4]	result[30]	40.871	40.762	41.393	41.289
44	a[2]	result[28]	40.450	40.347	41.310	41.266
45	b[5]	result[30]	40.792	40.688	41.224	41.115
46	a[0]	result[28]	40.546	40.500	41.152	41.111
47	a[2]	result[27]	40.218	40.185	41.132	41.027
48	a[8]	zero	40.556	40.243	41.249	40.896
49	b[8]	zero	40.575	40.262	41.204	40.851
50	a[0]	result[27]	40.265	40.221	40.870	40.835
51	a[0]	result[25]	39.981	40.031	40.580	40.621
52	a[5]	result[30]	40.249	40.140	40.719	40.615
53	b[3]	cout	39.889	39.664	40.152	40.593
54	b[0]	cout	40.352	40.216	40.123	40.537
55	a[1]	result[28]	39.902	39.856	40.555	40.514

100% 00:01:00