POWER Vector Library Manual 1.0.0

Generated by Doxygen 1.8.11

Contents

1	POW	WER Vector Library (pveclib)				
	1.1	Notices	3	1		
		1.1.1	Reference Documentation	2		
	1.2	Ration	ale	2		
		1.2.1	POWER Vector Library Goals	3		
			1.2.1.1 POWER Vector Library Intrinsic headers	3		
		1.2.2	How pveclib is different from compiler vector built-ins	4		
			1.2.2.1 What can we do about this?	5		
			1.2.2.2 General Endian Issues	7		
			1.2.2.3 So what can the Power Vector Library project do?	8		
			1.2.2.4 Returning extended quadword results	11		
		1.2.3	Background on the evolution of <altivec.h></altivec.h>	15		
		1.2.4	pveclib is not a vector math library	16		
	1.3	Perforr	nance data	16		
		1.3.1	Additional analysis and tools	20		
2	Todo	o List		23		
3	Depi	recated	List	25		
4	Class	s Index		27		
4						
	4.1	Class I	.ISt	27		
5	File	Index		29		
	E 1	Eilo Lie	• •	വ		

iv CONTENTS

6	Clas	s Docu	s Documentation 31				
	6.1	VEC	_U_128 L	Inion Reference	31		
		6.1.1	Detailed	Description	32		
	6.2	VF_	128 Union	Reference	32		
		6.2.1	Detailed	Description	32		
7	File	Docum	entation		33		
	7.1	src/vec	_bcd_ppc	h File Reference	33		
		7.1.1	Detailed	Description	33		
		7.1.2	Function	Documentation	34		
			7.1.2.1	bcd_qauntize0(_Decimal128 val)	34		
			7.1.2.2	vec_BCD2DFP(vui32_t val)	34		
			7.1.2.3	vec_bcdadd(vui32_t a, vui32_t b)	34		
			7.1.2.4	vec_bcdctb100s(vui8_t vra)	35		
			7.1.2.5	vec_bcddiv(vui32_t a, vui32_t b)	35		
			7.1.2.6	vec_bcdmul(vui32_t a, vui32_t b)	35		
			7.1.2.7	vec_bcdsub(vui32_t a, vui32_t b)	36		
			7.1.2.8	vec_DFP2BCD(_Decimal128 val)	36		
	7.2	src/vec	c_char_pp	c.h File Reference	36		
		7.2.1	Detailed	Description	37		
		7.2.2	Endian p	roblems with byte operations	38		
		7.2.3	Performa	ance data	39		
			7.2.3.1	More information.	39		
		7.2.4	Function	Documentation	39		
			7.2.4.1	vec_absdub(vui8_t vra, vui8_t vrb)	39		
			7.2.4.2	vec_clzb(vui8_t vra)	39		
			7.2.4.3	vec_isalnum(vui8_t vec_str)	40		
			7.2.4.4	vec_isalpha(vui8_t vec_str)	40		
			7.2.4.5	vec_isdigit(vui8_t vec_str)	41		
			7.2.4.6	vec_mrgahb(vui16_t vra, vui16_t vrb)	41		
			7.2.4.7	vec_mrgalb(vui16_t vra, vui16_t vrb)	42		

CONTENTS

		7.2.4.8	vec_mrgeb(vui8_t vra, vui8_t vrb)	42
		7.2.4.9	vec_mrgob(vui8_t vra, vui8_t vrb)	43
		7.2.4.10	vec_mulhsb(vi8_t vra, vi8_t vrb)	43
		7.2.4.11	vec_mulhub(vui8_t vra, vui8_t vrb)	43
		7.2.4.12	vec_mulubm(vui8_t vra, vui8_t vrb)	44
		7.2.4.13	vec_popcntb(vui8_t vra)	44
		7.2.4.14	vec_shift_leftdo(vui8_t vrw, vui8_t vrx, vui8_t vrb)	46
		7.2.4.15	vec_slbi(vui8_t vra, const unsigned int shb)	46
		7.2.4.16	vec_srabi(vi8_t vra, const unsigned int shb)	47
		7.2.4.17	vec_srbi(vui8_t vra, const unsigned int shb)	47
		7.2.4.18	vec_tolower(vui8_t vec_str)	48
		7.2.4.19	vec_toupper(vui8_t vec_str)	48
		7.2.4.20	vec_vmrgeb(vui8_t vra, vui8_t vrb)	48
		7.2.4.21	vec_vmrgob(vui8_t vra, vui8_t vrb)	49
7.3	src/ved	c_common	_ppc.h File Reference	50
	7.3.1	Detailed	Description	52
	7.3.2	Consiste	nt vector type naming	53
	7.3.3	Transferr	ing 128-bit types	53
	7.3.4	Endian a	nd vector constants	54
7.4	src/ved	c_f128_ppc	c.h File Reference	55
	7.4.1	Detailed	Description	57
	7.4.2	Example	s	58
	7.4.3	Performa	unce data	59
	7.4.4	Function	Documentation	59
		7.4.4.1	vec_absf128(binary128 f128)	59
		7.4.4.2	vec_all_isfinitef128(binary128 f128)	59
		7.4.4.3	vec_all_isinff128(binary128 f128)	60
		7.4.4.4	vec_all_isnanf128(binary128 f128)	60
		7.4.4.5	vec_all_isnormalf128(binary128 f128)	61
		7.4.4.6	vec_all_issubnormalf128(binary128 f128)	61

vi

		7.4.4.7	vec_all_iszerof128(binary128 f128)	62
		7.4.4.8	vec_const_huge_valf128()	62
		7.4.4.9	vec_const_inff128()	62
		7.4.4.10	vec_const_nanf128()	63
		7.4.4.11	vec_const_nansf128()	63
		7.4.4.12	vec_copysignf128(binary128 f128x,binary128 f128y)	63
		7.4.4.13	vec_isfinitef128(binary128 f128)	63
		7.4.4.14	vec_isinf_signf128(binary128 f128)	64
		7.4.4.15	vec_isinff128(binary128 f128)	64
		7.4.4.16	vec_isnanf128(binary128 f128)	65
		7.4.4.17	vec_isnormalf128(binary128 f128)	65
		7.4.4.18	vec_issubnormalf128(binary128 f128)	66
		7.4.4.19	vec_iszerof128(binary128 f128)	66
		7.4.4.20	vec_setb_qp(binary128 f128)	67
		7.4.4.21	vec_signbitf128(binary128 f128)	67
		7.4.4.22	vec_xfer_bin128_2_vui128t(binary128 f128)	68
		7.4.4.23	vec_xfer_bin128_2_vui16t(binary128 f128)	68
		7.4.4.24	vec_xfer_bin128_2_vui32t(binary128 f128)	68
		7.4.4.25	vec_xfer_bin128_2_vui64t(binary128 f128)	69
		7.4.4.26	vec_xfer_bin128_2_vui8t(binary128 f128)	69
		7.4.4.27	vec_xfer_vui128t_2_bin128(vui128_t f128)	70
		7.4.4.28	vec_xfer_vui16t_2_bin128(vui16_t f128)	70
		7.4.4.29	vec_xfer_vui32t_2_bin128(vui32_t f128)	70
		7.4.4.30	vec_xfer_vui64t_2_bin128(vui64_t f128)	71
		7.4.4.31	vec_xfer_vui8t_2_bin128(vui8_t f128)	71
7.5	src/vec	_f32_ppc.	h File Reference	72
	7.5.1	Detailed	Description	73
	7.5.2	Example	S	74
	7.5.3	Performa	nce data.	75
	7.5.4	Function	Documentation	75

CONTENTS vii

		7.5.4.1	vec_absf32(vf32_t vf32x)	75
		7.5.4.2	vec_all_isfinitef32(vf32_t vf32)	75
		7.5.4.3	vec_all_isinff32(vf32_t vf32)	76
		7.5.4.4	vec_all_isnanf32(vf32_t vf32)	76
		7.5.4.5	vec_all_isnormalf32(vf32_t vf32)	77
		7.5.4.6	vec_all_issubnormalf32(vf32_t vf32)	77
		7.5.4.7	vec_all_iszerof32(vf32_t vf32)	78
		7.5.4.8	vec_any_isfinitef32(vf32_t vf32)	78
		7.5.4.9	vec_any_isinff32(vf32_t vf32)	79
		7.5.4.10	vec_any_isnanf32(vf32_t vf32)	79
		7.5.4.11	vec_any_isnormalf32(vf32_t vf32)	80
		7.5.4.12	vec_any_issubnormalf32(vf32_t vf32)	80
		7.5.4.13	vec_any_iszerof32(vf32_t vf32)	81
		7.5.4.14	vec_copysignf32(vf32_t vf32x, vf32_t vf32y)	81
		7.5.4.15	vec_isfinitef32(vf32_t vf32)	82
		7.5.4.16	vec_isinff32(vf32_t vf32)	82
		7.5.4.17	vec_isnanf32(vf32_t vf32)	83
		7.5.4.18	vec_isnormalf32(vf32_t vf32)	83
		7.5.4.19	vec_issubnormalf32(vf32_t vf32)	84
		7.5.4.20	vec_iszerof32(vf32_t vf32)	84
7.6	src/vec	c_f64_ppc.	h File Reference	85
	7.6.1	Detailed	Description	86
	7.6.2	Examples	S	87
	7.6.3	Performa	unce data.	88
	7.6.4	Function	Documentation	88
		7.6.4.1	vec_absf64(vf64_t vf64x)	88
		7.6.4.2	vec_all_isfinitef64(vf64_t vf64)	88
		7.6.4.3	vec_all_isinff64(vf64_t vf64)	89
		7.6.4.4	vec_all_isnanf64(vf64_t vf64)	89
		7.6.4.5	vec_all_isnormalf64(vf64_t vf64)	90

viii CONTENTS

		7.6.4.6	vec_all_issubnormalf64(vf64_t vf64)	90
		7.6.4.7	vec_all_iszerof64(vf64_t vf64)	91
		7.6.4.8	vec_any_isfinitef64(vf64_t vf64)	91
		7.6.4.9	vec_any_isinff64(vf64_t vf64)	92
		7.6.4.10	vec_any_isnanf64(vf64_t vf64)	92
		7.6.4.11	vec_any_isnormalf64(vf64_t vf64)	93
		7.6.4.12	vec_any_issubnormalf64(vf64_t vf64)	93
		7.6.4.13	vec_any_iszerof64(vf64_t vf64)	94
		7.6.4.14	vec_copysignf64(vf64_t vf64x, vf64_t vf64y)	94
		7.6.4.15	vec_isfinitef64(vf64_t vf64)	95
		7.6.4.16	vec_isinff64(vf64_t vf64)	95
		7.6.4.17	vec_isnanf64(vf64_t vf64)	96
		7.6.4.18	vec_isnormalf64(vf64_t vf64)	96
		7.6.4.19	vec_issubnormalf64(vf64_t vf64)	97
		7.6.4.20	vec_iszerof64(vf64_t vf64)	97
		7.6.4.21	vec_pack_longdouble(vf64_t lval)	98
		7.6.4.22	vec_unpack_longdouble(long double Ival)	98
7.7	src/vec	:_int128_p	pc.h File Reference	98
	7.7.1	Detailed	Description	101
	7.7.2	Performa	nce data.	102
	7.7.3	Function	Documentation	102
		7.7.3.1	vec_addcq(vui128_t *cout, vui128_t a, vui128_t b)	102
		7.7.3.2	vec_addcuq(vui128_t a, vui128_t b)	103
		7.7.3.3	vec_addecuq(vui128_t a, vui128_t b, vui128_t ci)	103
		7.7.3.4	vec_addeq(vui128_t *cout, vui128_t a, vui128_t b, vui128_t ci)	104
		7.7.3.5	vec_addeuqm(vui128_t a, vui128_t b, vui128_t ci)	104
		7.7.3.6	vec_adduqm(vui128_t a, vui128_t b)	105
		7.7.3.7	vec_clzq(vui128_t vra)	105
		7.7.3.8	vec_cmpeqsq(vi128_t vra, vi128_t vrb)	106
		7.7.3.9	vec_cmpequq(vui128_t vra, vui128_t vrb)	106

CONTENTS

7.7.3.10	vec_cmpgesq(vi128_t vra, vi128_t vrb)	106
7.7.3.11	vec_cmpgeuq(vui128_t vra, vui128_t vrb)	107
7.7.3.12	vec_cmpgtsq(vi128_t vra, vi128_t vrb)	107
7.7.3.13	vec_cmpgtuq(vui128_t vra, vui128_t vrb)	108
7.7.3.14	vec_cmplesq(vi128_t vra, vi128_t vrb)	108
7.7.3.15	vec_cmpleuq(vui128_t vra, vui128_t vrb)	109
7.7.3.16	vec_cmpltsq(vi128_t vra, vi128_t vrb)	109
7.7.3.17	vec_cmpltuq(vui128_t vra, vui128_t vrb)	110
7.7.3.18	vec_cmpnesq(vi128_t vra, vi128_t vrb)	110
7.7.3.19	vec_cmpneuq(vui128_t vra, vui128_t vrb)	111
7.7.3.20	vec_cmpsq_all_eq(vi128_t vra, vi128_t vrb)	111
7.7.3.21	vec_cmpsq_all_ge(vi128_t vra, vi128_t vrb)	112
7.7.3.22	vec_cmpsq_all_gt(vi128_t vra, vi128_t vrb)	112
7.7.3.23	vec_cmpsq_all_le(vi128_t vra, vi128_t vrb)	113
7.7.3.24	vec_cmpsq_all_lt(vi128_t vra, vi128_t vrb)	113
7.7.3.25	vec_cmpsq_all_ne(vi128_t vra, vi128_t vrb)	113
7.7.3.26	vec_cmpuq_all_eq(vui128_t vra, vui128_t vrb)	114
7.7.3.27	vec_cmpuq_all_ge(vui128_t vra, vui128_t vrb)	114
7.7.3.28	vec_cmpuq_all_gt(vui128_t vra, vui128_t vrb)	115
7.7.3.29	vec_cmpuq_all_le(vui128_t vra, vui128_t vrb)	115
7.7.3.30	vec_cmpuq_all_lt(vui128_t vra, vui128_t vrb)	115
7.7.3.31	vec_cmpuq_all_ne(vui128_t vra, vui128_t vrb)	116
7.7.3.32	vec_cmul100cuq(vui128_t *cout, vui128_t a)	116
7.7.3.33	vec_cmul100ecuq(vui128_t *cout, vui128_t a, vui128_t cin)	117
7.7.3.34	vec_cmul10cuq(vui128_t *cout, vui128_t a)	117
7.7.3.35	vec_cmul10ecuq(vui128_t *cout, vui128_t a, vui128_t cin)	118
7.7.3.36	vec_msumudm(vui64_t a, vui64_t b, vui128_t c)	118
7.7.3.37	vec_mul10cuq(vui128_t a)	119
7.7.3.38	vec_mul10ecuq(vui128_t a, vui128_t cin)	119
7.7.3.39	vec_mul10euq(vui128_t a, vui128_t cin)	119

CONTENTS

		7.7.3.40	vec_mul10uq(vul128_t a)	120
		7.7.3.41	vec_muleud(vui64_t a, vui64_t b)	120
		7.7.3.42	vec_mulhud(vui64_t vra, vui64_t vrb)	121
		7.7.3.43	vec_mulluq(vui128_t a, vui128_t b)	121
		7.7.3.44	vec_muloud(vui64_t a, vui64_t b)	122
		7.7.3.45	vec_muludm(vui64_t vra, vui64_t vrb)	122
		7.7.3.46	vec_muludq(vui128_t *mulu, vui128_t a, vui128_t b)	123
		7.7.3.47	vec_popcntq(vui128_t vra)	123
		7.7.3.48	vec_revbq(vui128_t vra)	124
		7.7.3.49	vec_setb_cyq(vui128_t vcy)	124
		7.7.3.50	vec_setb_ncq(vui128_t vcy)	124
		7.7.3.51	vec_setb_sq(vi128_t vra)	125
		7.7.3.52	vec_sldq(vui128_t vrw, vui128_t vrx, vui128_t vrb)	125
		7.7.3.53	vec_slq(vui128_t vra, vui128_t vrb)	126
		7.7.3.54	vec_slq4(vui128_t vra)	126
		7.7.3.55	vec_slq5(vui128_t vra)	126
		7.7.3.56	vec_slqi(vui128_t vra, const unsigned int shb)	127
		7.7.3.57	vec_srq(vui128_t vra, vui128_t vrb)	127
		7.7.3.58	vec_srq4(vui128_t vra)	128
		7.7.3.59	vec_srq5(vui128_t vra)	128
		7.7.3.60	vec_srqi(vui128_t vra, const unsigned int shb)	128
		7.7.3.61	vec_subcuq(vui128_t vra, vui128_t vrb)	129
		7.7.3.62	vec_subecuq(vui128_t vra, vui128_t vrb, vui128_t vrc)	129
		7.7.3.63	vec_subeuqm(vui128_t vra, vui128_t vrb, vui128_t vrc)	129
		7.7.3.64	vec_subuqm(vui128_t vra, vui128_t vrb)	131
		7.7.3.65	vec_vmuleud(vui64_t a, vui64_t b)	131
		7.7.3.66	vec_vmuloud(vui64_t a, vui64_t b)	132
7.8	src/vec	c_int16_pp	c.h File Reference	132
	7.8.1	Detailed	Description	133
	7.8.2	Endian p	roblems with halfword operations	134

CONTENTS xi

		7.8.2.1	Multiply High Unsigned Halfword Example	13/
	7.8.3	Example	s, Divide by integer constant	137
		7.8.3.1	Divide by constant 10 examples	138
		7.8.3.2	Divide by constant 10000 example	139
	7.8.4	Performa	nce data	139
		7.8.4.1	More information.	140
	7.8.5	Function	Documentation	140
		7.8.5.1	vec_absduh(vui16_t vra, vui16_t vrb)	140
		7.8.5.2	vec_clzh(vui16_t vra)	141
		7.8.5.3	vec_mrgahh(vui32_t vra, vui32_t vrb)	141
		7.8.5.4	vec_mrgalh(vui32_t vra, vui32_t vrb)	142
		7.8.5.5	vec_mrgeh(vui16_t vra, vui16_t vrb)	142
		7.8.5.6	vec_mrgoh(vui16_t vra, vui16_t vrb)	143
		7.8.5.7	vec_mulhsh(vi16_t vra, vi16_t vrb)	143
		7.8.5.8	vec_mulhuh(vui16_t vra, vui16_t vrb)	143
		7.8.5.9	vec_muluhm(vui16_t vra, vui16_t vrb)	144
		7.8.5.10	vec_popcnth(vui16_t vra)	144
		7.8.5.11	vec_revbh(vui16_t vra)	145
		7.8.5.12	vec_slhi(vui16_t vra, const unsigned int shb)	145
		7.8.5.13	vec_srahi(vi16_t vra, const unsigned int shb)	146
		7.8.5.14	vec_srhi(vui16_t vra, const unsigned int shb)	146
		7.8.5.15	vec_vmrgeh(vui16_t vra, vui16_t vrb)	147
		7.8.5.16	vec_vmrgoh(vui16_t vra, vui16_t vrb)	147
7.9	src/vec	_int32_pp	c.h File Reference	148
	7.9.1	Detailed	Description	149
	7.9.2	Endian p	roblems with word operations	150
		7.9.2.1	Vector Merge Algebraic High Word example	151
		7.9.2.2	Vector Multiply High Unsigned Word example	152
	7.9.3	Vector W	ord Examples	153
		7.9.3.1	Vectorized TimeBase conversion example	154

xii CONTENTS

7.9.4	Performance data
7.9.5	Function Documentation
	7.9.5.1 vec_absduw(vui32_t vra, vui32_t vrb)
	7.9.5.2 vec_clzw(vui32_t vra)
	7.9.5.3 vec_mrgahw(vui64_t vra, vui64_t vrb)
	7.9.5.4 vec_mrgalw(vui64_t vra, vui64_t vrb)
	7.9.5.5 vec_mrgew(vui32_t vra, vui32_t vrb)
	7.9.5.6 vec_mrgow(vui32_t vra, vui32_t vrb)
	7.9.5.7 vec_mulesw(vi32_t a, vi32_t b)
	7.9.5.8 vec_muleuw(vui32_t a, vui32_t b)
	7.9.5.9 vec_mulhsw(vi32_t vra, vi32_t vrb)
	7.9.5.10 vec_mulhuw(vui32_t vra, vui32_t vrb)
	7.9.5.11 vec_mulosw(vi32_t a, vi32_t b)
	7.9.5.12 vec_mulouw(vui32_t a, vui32_t b)
	7.9.5.13 vec_muluwm(vui32_t a, vui32_t b)
	7.9.5.14 vec_popcntw(vui32_t vra)
	7.9.5.15 vec_revbw(vui32_t vra)
	7.9.5.16 vec_slwi(vui32_t vra, const unsigned int shb)
	7.9.5.17 vec_srawi(vi32_t vra, const unsigned int shb)
	7.9.5.18 vec_srwi(vui32_t vra, const unsigned int shb)
7.10 src/vec	c_int64_ppc.h File Reference
7.10.1	Detailed Description
7.10.2	Performance data
7.10.3	Function Documentation
	7.10.3.1 vec_absdud(vui64_t vra, vui64_t vrb)
	7.10.3.2 vec_addudm(vui64_t a, vui64_t b)
	7.10.3.3 vec_clzd(vui64_t vra)
	7.10.3.4 vec_cmpeqsd(vi64_t a, vi64_t b)
	7.10.3.5 vec_cmpequd(vui64_t a, vui64_t b)
	7.10.3.6 vec_cmpgesd(vi64_t a, vi64_t b)

CONTENTS xiii

7.10.3.7 vec_cmpgeud(vui64_t a, vui64_t b)
7.10.3.8 vec_cmpgtsd(vi64_t a, vi64_t b)
7.10.3.9 vec_cmpgtud(vui64_t a, vui64_t b)
7.10.3.10 vec_cmplesd(vi64_t a, vi64_t b)
7.10.3.11 vec_cmpleud(vui64_t a, vui64_t b)
7.10.3.12 vec_cmpltsd(vi64_t a, vi64_t b)
7.10.3.13 vec_cmpltud(vui64_t a, vui64_t b)
7.10.3.14 vec_cmpnesd(vi64_t a, vi64_t b)
7.10.3.15 vec_cmpneud(vui64_t a, vui64_t b)
7.10.3.16 vec_cmpsd_all_eq(vi64_t a, vi64_t b)
7.10.3.17 vec_cmpsd_all_ge(vi64_t a, vi64_t b)
7.10.3.18 vec_cmpsd_all_gt(vi64_t a, vi64_t b)
7.10.3.19 vec_cmpsd_all_le(vi64_t a, vi64_t b)
7.10.3.20 vec_cmpsd_all_lt(vi64_t a, vi64_t b)
7.10.3.21 vec_cmpsd_all_ne(vi64_t a, vi64_t b)
7.10.3.22 vec_cmpsd_any_eq(vi64_t a, vi64_t b)
7.10.3.23 vec_cmpsd_any_ge(vi64_t a, vi64_t b)
7.10.3.24 vec_cmpsd_any_gt(vi64_t a, vi64_t b)
7.10.3.25 vec_cmpsd_any_le(vi64_t a, vi64_t b)
7.10.3.26 vec_cmpsd_any_lt(vi64_t a, vi64_t b)
7.10.3.27 vec_cmpsd_any_ne(vi64_t a, vi64_t b)
7.10.3.28 vec_cmpud_all_eq(vui64_t a, vui64_t b)
7.10.3.29 vec_cmpud_all_ge(vui64_t a, vui64_t b)
7.10.3.30 vec_cmpud_all_gt(vui64_t a, vui64_t b)
7.10.3.31 vec_cmpud_all_le(vui64_t a, vui64_t b)
7.10.3.32 vec_cmpud_all_lt(vui64_t a, vui64_t b)
7.10.3.33 vec_cmpud_all_ne(vui64_t a, vui64_t b)
7.10.3.34 vec_cmpud_any_eq(vui64_t a, vui64_t b)
7.10.3.35 vec_cmpud_any_ge(vui64_t a, vui64_t b)
7.10.3.36 vec_cmpud_any_gt(vui64_t a, vui64_t b)

xiv CONTENTS

7.10.3.37 vec_cmpud_any_le(vui64_t a, vui64_t b)
7.10.3.38 vec_cmpud_any_lt(vui64_t a, vui64_t b)
7.10.3.39 vec_cmpud_any_ne(vui64_t a, vui64_t b)
7.10.3.40 vec_maxsd(vi64_t vra, vi64_t vrb)
7.10.3.41 vec_maxud(vui64_t vra, vui64_t vrb)
7.10.3.42 vec_minsd(vi64_t vra, vi64_t vrb)
7.10.3.43 vec_minud(vui64_t vra, vui64_t vrb)
7.10.3.44 vec_mrgahd(vui128_t vra, vui128_t vrb)
7.10.3.45 vec_mrgald(vui128_t vra, vui128_t vrb)
7.10.3.46 vec_mrged(vui64_tVA, vui64_tVB)
7.10.3.47 vec_mrghd(vui64_tVA, vui64_tVB)
7.10.3.48 vec_mrgld(vui64_tVA, vui64_tVB)
7.10.3.49 vec_mrgod(vui64_tVA, vui64_tVB)
7.10.3.50 vec_pasted(vui64_tVH, vui64_tVL)
7.10.3.51 vec_permdi(vui64_t vra, vui64_t vrb, const int ctl)
7.10.3.52 vec_popcntd(vui64_t vra)
7.10.3.53 vec_revbd(vui64_t vra)
7.10.3.54 vec_sldi(vui64_t vra, const unsigned int shb)
7.10.3.55 vec_splatd(vui64_t vra, const int ctl)
7.10.3.56 vec_spltd(vui64_t vra, const int ctl)
7.10.3.57 vec_sradi(vi64_t vra, const unsigned int shb)
7.10.3.58 vec_srdi(vui64_t vra, const unsigned int shb)
7.10.3.59 vec_subudm(vui64_t a, vui64_t b)
7.10.3.60 vec_swapd(vui64_t vra)
7.10.3.61 vec_vmsumuwm(vui32_t vra, vui32_t vrb, vui64_t vrc)
7.10.3.62 vec_vsld(vui64_t vra, vui64_t vrb)
7.10.3.63 vec_vsrad(vi64_t vra, vui64_t vrb)
7.10.3.64 vec_vsrd(vui64_t vra, vui64_t vrb)
7.10.3.65 vec_xxspltd(vui64_t vra, const int ctl)

Chapter 1

POWER Vector Library (pveclib)

A library of useful vector functions for POWER. This library fills in the gap between the instructions defined in the POWER Instruction Set Architecture (**PowerISA**) and higher level library APIs. The intent is to improve the productivity of application developers who need to optimize their applications or dependent libraries for POWER.

Authors

Steven Munroe

Copyright

2017-2018 IBM Corporation. Licensed under the Apache License, Version 2.0 (the "License"); you may not use this file except in compliance with the License. You may obtain a copy of the License at: $http://www. \leftarrow apache.org/licenses/LICENSE-2.0$.

Unless required by applicable law or agreed to in writing, software and documentation distributed under the License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

1.1 Notices

IBM, the IBM logo, and ibm.com are trademarks or registered trademarks of International Business Machines Corp., registered in many jurisdictions worldwide. Other product and service names might be trademarks of IBM or other companies. A current list of IBM trademarks is available on the Web at "Copyright and trademark information" at http://doi.org/legal/copytrade.shtml.

The following terms are trademarks or registered trademarks licensed by Power.org in the United States and/or other countries: Power ISATM, Power ArchitectureTM. Information on the list of U.S. trademarks licensed by Power.org may be found at http://www.power.org/about/brand-center/.

The following terms are trademarks or registered trademarks of Freescale Semiconductor in the United States and/or other countries: AltiVecTM. Information on the list of U.S. trademarks owned by Freescale Semiconductor may be found at http://www.freescale.com/files/abstract/help_page/TERMSOFUSE.html.

1.1.1 Reference Documentation

- Power Instruction Set Architecture, Versions 2.06B, 2.07B and 3.0B, IBM, 2010-2017. http://www.← power.org and more recently from https://www-355.ibm.com/systems/power/openpower/
- ALTIVEC PIM: AltiVecTM Technology Programming Interface Manual, Freescale Semiconductor, 1999. http://www.freescale.com/files/32bit/doc/ref_manual/ALTIVECPIM.pdf
- 64-bit PowerPC ELF Application Binary Interface Supplement 1.9. http://refspecs.linuxfoundation. ← org/ELF/ppc64/PPC-elf64abi.html
- OpenPOWER ELF V2 application binary interface (ABI), OpenPOWER Foundation, 2017. https↔ ://openpowerfoundation.org/?resource_lib=64-bit-elf-v2-abi-specification-power-archi
- Using the GNU Compiler Collection (GCC), Free Software Foundation, 1988-2018. https://gcc.
 gnu.org/onlinedocs/
- POWER8 Processor User's Manual for the Single-Chip Module https://ibm.ent.box. ← com/s/649rlau0zjcc0yrulqf4cgx5wk3pgbfk
- POWER9 Processor User's Manual https://ibm.ent.box.com/s/8uj02ysel62meji4voujw29wwkhsz6a4
- Warren, Henry S. Jr, Hacker's Delight, 2nd Edition, Upper Saddle River, NJ: Addison Wesley, 2013.

1.2 Rationale

The C/C++ language compilers (that support PowerISA) may implement vector intrinsic functions (compiler built-ins as embodied by altivec.h). These vector intrinsics offer an alternative to assembler programming, but do little to reduce the complexity of the underlying PowerISA. Higher level vector intrinsic operations are needed to improve productivity and encourage developers to optimize their applications for PowerISA. Another key goal is to smooth over the complexity of the evolving PowerISA and compiler support.

For example: the PowerISA 2.07 (POWER8) provides population count and count leading zero operations on vectors of byte, halfword, word, and doubleword elements but not on the whole vector as a __int128 value. Before PowerISA 2.07, neither operation was supported, for any element size.

Another example: The original **Altivec** (AKA Vector Multimedia Extension (**VMX**)) provided Vector Multiply Odd / Even operations for signed / unsigned byte and halfword elements. The PowerISA 2.07 added Vector Multiply Even/Odd operations for signed / unsigned word elements. This release also added a Vector Multiply Unsigned Word Modulo operation. This was important to allow auto vectorization of C loops using 32-bit (int) multiply.

But PowerISA 2.07 did not add support for doubleword or quadword (__int128) multiply directly. Nor did it fill in the missing multiply modulo operations for byte and halfword. However it did add support for doubleword and quadword add / subtract modulo, This can be helpful, if you are willing to apply grade school arithmetic (add, carry the 1) to vector elements.

PowerISA 3.0 (POWER9) did add a Vector Multiply-Sum Unsigned Doubleword Modulo operation. With this instruction (and a generated vector of zeros as input) you can effectively implement the simple doubleword integer multiply modulo operation in a few instructions. Similarly for Vector Multiply-Sum Unsigned Halfword Modulo. But this may not be obvious.

This history embodies a set of trade-offs negotiated between the Software and Processor design architects at specific points in time. But most programmers would prefer to use a set of operators applied across the supported element types and sizes.

1.2.1 POWER Vector Library Goals

Obviously many useful operations can be constructed from existing PowerISA operations and GCC <altivec.h> built-ins but the implementation may not be obvious. The optimum sequence will vary across the PowerISA levels as new instructions are added. And finally the compiler's built-in support for new PowerISA instructions evolves with the compiler's release cycle.

So the goal of this project is to provide well crafted implementations of useful vector and large number operations.

- Provide equivalent functions across versions of the PowerISA. This includes some of the most useful vector instructions added to POWER9 (PowerISA 3.0B). Many of these operations can be implemented as inline function in a few vector instructions on earlier PowerISA versions.
- Provide equivalent functions across versions of the compiler. For example built-ins provided in later versions of the compiler can be implemented as inline functions with inline asm in earlier compiler versions.
- Provide complete arithmetic operations across supported C types. For example multiply modulo and even/odd for int, long, and int128.
- Provide complete extended arithmetic (carry / extend / multiple high) operations across supported C types. For example add / subtract with carry and extend for int, long, and __int128.
- Provide higher order functions not provided directly by the PowerISA. For example vector SIMD implementation for ASCII __isalpha, etc. As another example full __int128 implementations of Count Leading Zeros, Population Count, Shift left/right immediate, and integer divide.
- Such implementations should be small enough to inline and allow the compiler opportunity to apply common optimization techniques.

1.2.1.1 POWER Vector Library Intrinsic headers

The POWER Vector Library will be primarily delivered as C language inline functions in headers files.

- vec_common_ppc.h Typedefs and helper macros
- vec_int128_ppc.h Operations on vector __int128 values
- vec_int64_ppc.h Operations on vector long int (64-bit) values
- vec_int32_ppc.h Operations on vector int (32-bit) values
- vec_int16_ppc.h Operations on vector short int (16-bit) values
- vec_char_ppc.h Operations on vector char (values) values
- vec_bcd_ppc.h Operations on vectors of Binary Code Decimal and Zoned Decimal values
- vec f128 ppc.h Operations on vector Float128 values
- vec_f64_ppc.h Operations on vector double values
- vec_f32_ppc.h Operations on vector float values

Note

The list above is complete in the current public github as a first pass. A backlog of functions remain to be implemented across these headers. Development continues while we work on the backlog listed in: Issue #13 TODOS

The goal is to provide high quality implementations that adapt to the specifics of the compile target (-mcpu=) and compiler (<altivec.h>) version you are using. Initially pveclib will focus on the GCC compiler and -mcpu=[power7|power8|power9] for Linux. Testing will focus on Little Endian (powerpc64le for power8 and power9 targets. Any testing for Big Endian (powerpc64 will be initially restricted to power7 and power8 targets.

Expanding pveclib support beyond this list to include:

- · additional compilers (ie Clang)
- additional PPC platforms (970, power6, ...)
- Larger functions that just happen to use vector registers (Checksum, Crypto, compress/decompress, lower precision neural networks, ...)

will largely depend on additional skilled practitioners joining this project and contributing (code and platform testing) on a sustained basis.

1.2.2 How pveclib is different from compiler vector built-ins

The PowerPC vector built-ins evolved from the original AltiVec (TM) Technology Programming Interface Manual (PIM). The PIM defined the minimal extensions to the application binary interface (ABI) required to support the Vector Facility. This included new keywords (vector, pixel, bool) for defining new vector types, and new operators (built-in functions) required for any supporting and compliant C language compiler.

The vector built-in function support included:

- generic AltiVec operations, like vec_add()
- specific AltiVec operations (instructions, like vec vaddubm())
- predicates computed from AltiVec operations, like vec_all_eq() which are also generic

See Background on the evolution of <altivec.h> for more details.

There are clear advantages with the compiler implementing the vector operations as built-ins:

- The compiler can access the C language type information and vector extensions to implement the function overloading required to process generic operations.
- Built-ins can be generated inline, which eliminates function call overhead and allows more compact code generation.
- The compiler can then apply higher order optimization across built-ins including: Local and global register allocation. Global common subexpression elimination. Loop-invariant code motion.
- The compiler can automatically select the best instructions for the *target* processor ISA level (from the -mcpu compiler option).

While this is an improvement over writing assembler code, it does not provide much function beyond the specific operations specified in the PowerISA.

Another issue is that generic operations were not uniformly applicable across vector types. For example:

- vec_add / vec_sub applied to float, int, short and char.
- Later compilers added support for double (with POWER7 and the Vector Scalar Extensions (VSX) facility)
- Integer long (64-bit) and __int128 support for POWER8 (PowerISA 2.07B).

But vec_mul / vec_div did not:

- vec_mul applied to float (and later double, with POWER7 VSX).
- vec_mule / vec_mulo (Multiply even / odd elements) applied to [signed | unsigned] integer short and char. Later compilers added support for vector int after POWER8 added vector multiply word instructions.
- vec_div was not included in the original PIM as Altivec (VMX) only included vector reciprocal estimate for float and no vector integer divide for any size. Later compilers added support for vec_div float / double after POWER7 (VSX) added vector divide single/double-precision instructions.

Note

While the processor you (plan to) use, may support the specific instructions you want to exploit, the compiler you are using may not support, the generic or specific vector operations, for the element size/types, you want to use. This is common for GCC versions installed by "Enterprise Linux" distributions. They tend to freeze the GCC version early and maintain that GCC version for long term stability. One solution is to use the IBM Advance toolchain for Linux on Power (AT). AT is free for download and new AT versions are released yearly (usually in August) with the latest stable GCC from that spring.

This all can be very frustrating, at minimum, or even a show stopper, if you are on a tight schedule for your project. Especially if you are not familiar with the evolving history of the PowerISA and supporting compilers.

1.2.2.1 What can we do about this?

First the Binutils assembler is usually updated within weeks of the public release of the PowerISA document. So while your compiler may not support the latest vector operations as built-in operations, an older compiler with an updated assembler, may support the instructions as inline assembler.

Sequences of inline assembler instructions can be wrapped within C language static inline functions and placed in a header files for shared use. If you are careful with the input / output register *constraints* the GCC compiler can provide local register allocation and minimize parameter marshaling overhead. This is very close (in function) to a specific Altivec (built-in) operation.

Note

Using GCC's inline assembler can be challenging even for the experienced programmer. The register constraints have grown in complexity as new facilities and categories were added. The fact that some (VMX) instructions are restricted to the original 32 Vector Registers (**VRs**) (the high half of the Vector-Scalar Registers **VSRs**), while others (Binary and Decimal Floating-Point) are restricted to the original 32 Floating-Point Registers (**FPRs** (overlapping the low half of the VSRs), and the new VSX instructions can access all 64 V ⇔ SRs, is just one source of complexity. So it is very important to get your input/output constraints correct if you want inline assembler code to work correctly.

In-line assembler should be reserved for the first implementation using the latest PowerISA. Where possible you should use existing vector built-ins to implement specific operations for wider element types, support older hardware, or higher order operations. Again wrapping these implementations in static inline functions for collection in header files for reuse and distribution is recommended.

The PowerISA vector facility has all the instructions you need to implement extended precision operations for add, subtract, and multiply. Add / subtract with carry-out and permute or double vector shift and grade-school arithmetic is all you need.

For example the Vector Add Unsigned Quadword Modulo introduced in POWER8 (PowerISA 2.07B) can be implemented for POWER7 and earlier machines in 10-11 instructions. This uses a combination of Vector Add Unsigned Word Modulo (vadduwm), Vector Add and Write Carry-Out Unsigned Word (vaddcuw), and Vector Shift Left Double by Octet Immediate (vsldoi), to propagate the word carries through the quadword.

For POWER8 and later, C vector integer (modulo) multiply can be implemented in a single Vector Unsigned Word Modulo (**vmuluwm**) instruction. This was added explicitly to address vectorizing loops using int multiply in C language code. And some newer compilers do support generic vec_mul() for vector int. But this is not documented. Similarly for char (byte) and short (halfword) elements.

POWER8 also introduced Vector Multiply Even Signed Word (**vmulesw**) and Vector Multiply Odd Signed Word (**vmulosw**) instructions. So you would expect the generic vec_mule and vec_mulo operations to be extended to support *vector int*, as these operations have long been supported for char and short. Sadly this is not supported as of GCC 7.3. We hope to see this implemented for GCC 8.

So what will the compiler do for vector multiply int (modulo, even, or odd) for targeting power?? Older compilers will reject this as a *invalid parameter combination* A newer compiler may implement the equivalent function in a short sequence of VMX instructions from PowerISA 2.06 or earlier. And GCC 7.3 does support vec_mul for element types char, short, and int. These sequences are in the 2-7 instruction range depending on the operation and element type. This includes some constant loads and permute control vectors that can be factored and reused across operations.

Once the pattern is understood it is not hard to write equivalent sequences using operations from the original <altivec.h>. With a little care these sequences will be compatible with older compilers and older PowerISA versions. These concepts can be extended to operations that PowerISA and the compiler does not support yet. For example; a processor that may not have multiply even/odd/modulo of the required width (word, doubleword, or quadword). This might take 10-12 instructions to implement the next element size bigger then the current processor. A full 128-bit by 128-bit multiply with 256-bit result only requires 32 instructions on a POWER8 (using multiple word even/odd).

Also many of the operations missing from the vector facility, exist in the Fixed-point, Floating-point, or Decimal Floating-point scalar facilities. There will be some loss of efficiency in the data transfer but compared to a complex operation like divide or decimal conversions, this can be a workable solution. On older POWER processors (before power7/8) transfers between register banks (GPR, FPR, VR) had to go through memory. But with the VSX facility (POWER7) FPRs and VRs overlap with the lower and upper halves of the 64 VSR registers. So FPR <-> VSR transfer are 0-2 cycles latency. And with power8 we have direct transfer (GPR <-> FPR \mid VR \mid VSR) instructions in the 4-5 cycle latency range.

For example POWER8 added Binary Coded Decimal (**BCD**) add/subtract for signed 31 digit vector values. The vector unit does not support BCD multiply / divide. But the Decimal Floating-Point (**DFP**) facility (introduced with PowerISA 2.05 and Power6) supports up to 34-digit (__Decimal128) precision and all the expected (add/subtract/multiply/divide/...) arithmetic operations. DFP also supports conversion to/from 31-digit BCD and __Decimal128 precision. This is all supported with a hardware Decimal Floating-Point Unit (**DFU**).

So bcd_add / bcd_sub can be generated as a single instruction on POWER8 and later, and 10-11 instructions for Power6/7. This count include the VSR <-> FPRp transfers, BCD <-> DFP conversions, and DFP add/sub. Similarly bcd_mul / bcd_div are implemented in 11 instructions using register transfer and the DFU operations for Power6/7/8.

Note

So why does anybody care about BCD and DFP? Sometimes you get large numbers in decimal that you need converted to binary for extended computation. Sometimes you need to display the results of your extended binary computation in decimal. The multiply by 10 and BCD vector operations help simplify and speed-up these conversions.

And finally: Henry S. Warren's wonderful book Hacker's Delight provides inspiration for SIMD versions of; count leading zeros, population count, parity, etc.

1.2.2.2 General Endian Issues

For POWER8, IBM made the explicit decision to support Little Endian (**LE**) data format in the Linux ecosystem. The goal was to enhance application code portability across Linux platforms. This goal was integrated into the OpenPOWER ELF V2 Application Binary Interface **ABI** specification.

The POWER8 processor architecturally supports an *Endian Mode* and supports both BE and LE storage access in hardware. However register to register operations do not change (are not effected by endian mode). The ABI extends the LE storage format to vector register (logical) element numbering.

This has no effect for most altivec.h operations where the input elements and the results "stay in their lanes". For operations of the form (T[n] = A[n] op B[n]), it does not matter if elements are numbered [0, 1, 2, 3] or [3, 2, 1, 0].

But there are cases where element renumbering can change the results. Changing element numbering does change the even / odd relationship for merge and integer multiply. For **LE** targets, operations accessing even vector elements are implemented using the equivalent odd instruction (and visa versa) and inputs are swapped. Similarly for high and low merges. Inputs are also swapped for Pack, Unpack, and Permute operations and the permute select vector is inverted. The above is just a sampling of a larger list *LE transforms*. The OpenPOWER ABI specification provides a helpful table of Endian-Sensitive Operations.

Note

This means that the vector built-ins provided by altivec.h may not generate the instructions you expect.

This does matter when doing extended precision arithmetic. Here we need to maintain most-to-least significant byte order and align "digit" columns for summing partial products. Many of these operation where defined long before Little Endian was seriously considered and are decidedly Big Endian in register format. Basically any operation where the element size changes from input to output is suspect for **LE** targets.

The coding for these higher level operations is complicated by *Little Endian* (LE) support as specified in the Open← POWER ABI and as implemented in the compilers. Little Endian changes the effective vector element numbering and the location of even and odd elements.

This is a general problem for using vectors to implement extended precision arithmetic. The multiply even/odd operations being the primary example. The products are double-wide and in BE order in the vector register. This is reinforced by the Vector Add/Subtract Unsigned Quadword instructions. And the products from even multiply instruction are always *algebraically* higher then the odd products. The pack, unpack, and sum operations have similar issues

This matters when you need to align (shift) the partial products or select the *algebraically* high or lower portion of the products. The (high to low) order of elements for the multiply has to match the order of the largest element size used in accumulating partial sums. This is normally a quadword (vadduqm instruction).

So the element order is fixed while the element numbering and the partial products (between even and odd) will change between BE and LE. This effects splatting and octet shift operations required to align partial product for summing. These are the places where careful programming is required, to nullify the compilers LE transforms, so we will get the correct numerical answer.

So what can the Power Vector Library do to help?

- Be aware of these mandated LE transforms and if required provide compliant inline assembler implementations for LE.
- Where required for correctness provide LE specific implementations that have the effect of nullifying the unwanted transforms.
- Provide higher level operations that help pveclib and applications code in an endian neutral way and get correct results.

See also

Endian problems with word operations
Vector Multiply-by-10 Unsigned Quadword example

1.2.2.3 So what can the Power Vector Library project do?

Clearly the PowerISA provides multiple, extensive, and powerful computational facilities that continue to evolve and grow. But the best instruction sequence for a specific computation depends on which POWER processor(s) you have or plan to support. It can also depend on the specific compiler version you use, unless you are willing to write some of your application code in assembler. Even then you need to be aware of the PowerISA versions and when specific instructions where introduced. This can be frustrating if you just want to port your application to POWER for a quick evaluation.

So you would like to start evaluating how to leverage this power for key algorithms at the heart of your application.

- But you are working with an older POWER processor (until the latest POWER box is delivered).
- Or the latest POWER machine just arrived at your site (or cloud) but you are stuck using an older/stable Linux distro version (with an older distro compiler).
- Or you need extended precision multiply for your crypto code but you are not really an assembler level programmer (or don't want to be).
- · Or you would like to program with higher level operations to improve your own productivity.

Someone with the right background (knowledge of the PowerISA, assembler level programming, compilers and the vector built-ins, ...) can solve any of the issues described above. But you don't have time for this.

There should be an easier way to exploit the POWER vector hardware without getting lost in the details. And this extends beyond classical vector (Single Instruction Multiple Data (SIMD)) programming to exploiting larger data width (128-bit and beyond), and larger register space (64 x 128 Vector Scalar Registers)

1.2.2.3.1 Vector Add Unsigned Quadword Modulo example

Here is an example of what can be done:

```
static inline vui128_t
vec_adduqm (vui128_t a, vui128_t b)
{
    vui32_t t;
#ifdef _ARCH_PWR8
#ifndef vec_vadduqm
    _asm__ (
        "vadduqm %0,%1,%2;"
        : "=v" (t)
        : "v" (a),
        "v" (b)
        : );
#else
    t = (vui32_t) vec_vadduqm (a, b);
```

```
#endif
#else
    vui32_t c, c2;
    vui32_t z= { 0,0,0,0};

    c = vec_vaddcuw ((vui32_t)a, (vui32_t)b);
    t = vec_vadduwm ((vui32_t)a, (vui32_t)b);
    c = vec_sld (c, z, 4);
    c2 = vec_vaddcuw (t, c);
    t = vec_vaddcuw (t, c);
    c = vec_sld (c2, z, 4);
    c2 = vec_vaddcuw (t, c);
    c = vec_vaddcuw (t, c);
    t = vec_vadduwm (t, c);
    c = vec_sld (c2, z, 4);
    t = vec_vadduwm (t, c);
    t = vec_vadduwm (t, c);
    t = vec_vadduwm (t, c);
#endif
return ((vui128_t) t);
}
```

The _ARCH_PWR8 macro is defined by the compiler when it targets POWER8 (PowerISA 2.07) or later. This is the first processor and PowerISA level to support vector quadword add/subtract. Otherwise we need to use the vector word add modulo and vector word add and write carry-out word, to add 32-bit chunks and propagate the carries through the quadword.

One little detail remains. Support for vec_vadduqm was added to GCC in March of 2014, after GCC 4.8 was released and GCC 4.9's feature freeze. So the only guarantee is that this feature is in GCC 5.0 and later. At some point this change was backported to GCC 4.8 and 4.9 as it is included in the current GCC 4.8/4.9 documentation. When or if these backports where propagated to a specific Linux Distro version or update is difficult to determine. So support for this vector built-in dependes on the specific version of the GCC compiler, or if specific Distro update includes these specific backports for the GCC 4.8/4.9 compiler they support. The:

```
#ifndef vec_vadduqm
```

C preprocessor conditional checks if the **vec_vadduqm** is defined in <altivec.h>. If defined we can assume that the compiler implements __**builtin_vec_vadduqm** and that <altivec.h> includes the macro definition:

```
#define vec_vadduqm __builtin_vec_vadduqm
```

For _ARCH_PWR7 and earlier we need a little grade school arithmetic using Vector Add Unsigned Word Modulo (vadduwm) and Vector Add and Write Carry-Out Unsigned Word (vaddcuw). This treats the vector __int128 as 4 32-bit binary digits. The first instruction sums each (32-bit digit) column and the second records the carry out of the high order bit. This leaves the carry bit in the original (word) column, so use a shift left to line up the carries with the next higher word.

To propagate any carries across all 4 (word) digits, repeat this (add / carry / shift) sequence three times. Then a final add modulo word to complete the 128-bit add. This sequence requires 10-11 instructions. The 11th instruction is a vector splat word 0 immediate, which in needed in the shift left (vsldoi) instructions. This is common in vector codes and the compiler can usually reuse this register across several blocks of code and inline functions.

For POWER7/8 these instructions are all 2 cycle latency and 2 per cycle throughput. The vadduwm / vaddcuw instruction pairs should issue in the same cycle and execute in parallel. So the expected latency for this sequence is 14 cycles. For POWER8 the vadduqm instruction has a 4 cycle latency.

Similarly for the carry / extend forms which can be combined to support wider (256, 512, 1024, ...) extended arithmetic.

See also

```
vec_addcuq, vec_addeuqm, and vec_addecuq
```

1.2.2.3.2 Vector Multiply-by-10 Unsigned Quadword example

PowerISA 3.0 (POWER9) added this instruction and it's extend / carry forms to speed up decimal to binary conversion for large numbers. But this operation is general useful and not that hard to implement for earlier processors.

```
static inline vuil28 t
vec_mul10uq (vui128_t a)
  vui32_t t;
#ifdef _ARCH_PWR9
      "vmul10uq %0,%1;\n"
     : "=v" (t)
     : "v" (a)
     : );
#else
  vui16_t ts = (vui16_t) a;
  vui16_t t10;
  vui32_t t_odd, t_even;
 vui32_t z = { 0, 0, 0, 0 };
  t10 = vec\_splat\_u16(10);
#if __BYTE_ORDER_
                       ORDER_LITTLE_ENDIAN_
  t_even = vec_vmulouh (ts, t10);
  t_odd = vec_vmuleuh (ts, t10);
  t even = vec vmuleuh(ts, t10);
 t odd = vec vmulouh(ts, t10);
  t_even = vec_sld (t_even, z, 2);
       _ARCH_PWR8
 t = (vui32_t) vec_vadduqm ((vui128_t) t_even, (vui128_t) t_odd);
 t = (vui32_t) vec_adduqm ((vui128_t) t_even, (
     vui128_t) t_odd);
#endif
#endif
  return ((vui128_t) t);
```

Notice that under the **_ARCH_PWR9** conditional, there is no check for the specific **vec_vmul10uq** built-in. As of this writing **vec_vmul10uq** is not included in the *OpenPOWER ELF2 ABI* documentation nor in the latest GCC trunk source code.

Note

The *OpenPOWER ELF2 ABI* does define **bcd_mul10** which (from the description) will actually generate Decimal Shift (**bcds**). This instruction shifts 4-bit nibbles (BCD digits) left or right while preserving the BCD sign nibble in bits 124-127, While this is a handy instruction to have, it is not the same operation as **vec_vmul10uq**, which is a true 128-bit binary multiply by 10. As of this writing **bcd_mul10** support is not included in the latest GCC trunk source code.

For _ARCH_PWR8 and earlier we need a little grade school arithmetic using Vector Multiply Even/Odd Unsigned Halfword. This treats the vector __int128 as 8 16-bit binary digits. We multiply each of these 16-bit digits by 10, which is done in two (even and odd) parts. The result is 4 32-bit (2 16-bit digits) partial products for the even digits and 4 32-bit products for the odd digits. The vector register (independent of endian); the even product elements are higher order and odd product elements are lower order.

The even digit partial products are offset right by 16-bits in the register. If we shift the even products left 1 (16-bit) digit, the even digits are lined up in columns with the odd digits. Now we can sum across partial products to get the final 128 bit product.

Notice also the conditional code for endian around the vec vmulouh and vec vmuleuh built-ins:

```
#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__
```

Little endian (**LE**) changes the element numbering. This also changes the meaning of even / odd and this effects the code generated by compilers. But the relationship of high and low order bytes, within multiplication products, is defined by the hardware and does not change. (See: General Endian Issues) So the pveclib implementation needs to pre-swap the even/odd partial product multiplies for LE. This in effect nullifies the even / odd swap hidden in the compilers **LE** code generation and the resulting code gives the correct results.

Now we are ready to sum the partial product *digits* while propagating the digit carries across the 128-bit product. For _ARCH_PWR8 we can use Vector Add Unsigned Quadword Modulo which handles all the internal carries in hardware. Before _ARCH_PWR8 we only have Vector Add Unsigned Word Modulo and Vector Add and Write Carry-Out Unsigned Word.

We see these instructions used in the **else** leg of the pveclib **vec_adduqm** implementation above. We can assume that this implementation is correct and tested for supported platforms. So here we use another pveclib function to complete the implementation of **Vector Multiply-by-10 Unsigned Quadword**.

Again similarly for the carry / extend forms which can be combined to support wider (256, 512, 1024, ...) extended decimal to binary conversions.

See also

vec mul10cuq, vec mul10euq, and vec mul10ecuq

And similarly for full 128-bit x 128-bit multiply which combined with the add quadword carry / extended forms above can be used to implement wider (256, 512, 1024, ...) multiply operations.

See also

vec_mulluq and vec_muludq Vector Merge Algebraic High Word example Vector Multiply High Unsigned Word example

1.2.2.4 Returning extended quadword results.

Extended quadword add, subtract and multiply results can exceed the width of a single 128-bit vector. A 128-bit add can produce 129-bit results. A unsigned 128-bit by 128-bit multiply result can produce 256-bit results. This is simplified for the *modulo* case where any result bits above the low order 128 can be discarded. But extended arithmetic requires returning the full precision result. Returning double wide quadword results are a complication for both RISC processor and C language library design.

1.2.2.4.1 PowerISA and Implementation.

For a RISC processor, encoding multiple return registers forces hard trade-offs in a fixed sized instruction format. Also building a vector register file that can support at least one (or more) double wide register writes per cycle is challenging. For a super-scalar machine with multiple vector execution pipelines, the processor can issue and complete multiple instructions per cycle. As most operations return single vector results, this is a higher priority than optimizing for double wide results.

The PowerISA addresses this by splitting these operations into two instructions that execute independently. Here independent means that given the same inputs, one instruction does not depend on the result of the other. Independent instructions can execute out-of-order, or if the processor has multiple vector execution pipelines, can execute (issue and complete) concurrently.

The original VMX implementation had Vector Add/Subtract Unsigned Word Modulo (**vadduwm** / **vsubuwm**), paired with Vector Add/Subtract and Write Carry-out Unsigned Word (**vaddcuw** / **vsubcuw**). Most usage ignores the carry-out and only uses the add/sub modulo instructions. Applications requiring extended precision, pair the add/sub modulo with add/sub write carry-out, to capture the carry and propagate it to higher order bits.

The (four word) carries are generated into the same *word lane* as the source addends and modulo result. Propagating the carries require a separate shift (to align the carry-out with the low order (carry-in) bit of the next higher word) and another add word modulo.

POWER8 (PowerISA 2.07B) added full Vector Add/Subtract Unsigned Quadword Modulo (**vadduqm** / **vsubuqm**) instructions, paired with corresponding Write Carry-out instructions. (**vaddcuq** / **vsubcuq**). A further improvement over the word instructions was the addition of three operand *Extend* forms which combine add/subtract with carry-in (**vaddeuqm**, **vsubeuqm**, **vaddecuq** and **vsubecuq**). This simplifies propagating the carry-out into higher quadword operations.

See also

vec_adduqm, vec_addeuqm, vec_addecuq

POWER9 (PowerISA 3.0B) added Vector Multiply-by-10 Unsigned Quadword (Modulo is implied), paired with Vector Multiply-by-10 and Write Carry-out Unsigned Quadword (**vmul10uq** / **vmul10cuq**). And the *Extend* forms (**vmul10euq** / **vmul10ecuq**) simplifies the digit (0-9) carry-in for extended precision decimal to binary conversions.

See also

vec_mul10uq, vec_mul10cuq, vec_mul10euq, vec_mul10ecuq

The VMX integer multiply operations are split into multiply even/odd instructions by element size. The product requires the next larger element size (twice as many bits). So a vector multiply byte would generate 16 halfword products (256-bits in total). Requiring separate even and odd multiply instructions cuts the total generated product bits (per instruction) in half. It also simplifies the hardware design by keeping the generated product in adjacent element lanes. So each vector multiply even or odd byte operation generates 8 halfword products (128-bits) per instruction.

This multiply even/odd technique applies to most element sizes from byte up to doubleword. The original $V \hookrightarrow MX$ supports multiply even/odd byte and halfword operations. In the original VMX, arithmetic operations where restricted to byte, halfword, and word elements. Multiply halfword products fit within the integer word element. No multiply byte/halfword modulo instructions were provided, but could be implemented via a vmule, vmulo, vperm sequence.

POWER8 (PowerISA 2.07B) added multiply even/odd word and multiply modulo word instructions.

See also

vec_muleuw, vec_mulouw, vec_muluwm

The latest PowerISA (3.0B for POWER9) does add a doubleword integer multiply via **Vector Multiply-Sum unsigned Doubleword Modulo**. This is a departure from the Multiply even/odd byte/halfword/word instructions available in earlier Power processors. But careful conditioning of the inputs can generate the equivalent of multiply even/odd unsigned doubleword.

See also

vec msumudm, vec muleud, vec muloud

This (multiply even/odd) technique breaks down when the input element size is quadword or larger. A quadword integer multiply forces a different split. The easiest next step would be a high/low split (like the Fixed-point integer multiply). A multiply low (modulo) quadword would be a useful function. Paired with multiply high quadword provides the double quadword product. This would provide the basis for higher (multi-quadword) precision multiplies.

See also

vec_mulluq, vec_muludq

1.2.2.4.2 C Language restrictions.

The Power Vector Library is implemented using C language (inline) functions and this imposes its own restrictions. Standard C language allows an arbitrary number of formal parameters and one return value per function. Parameters and return values with simple C types are normally transfered (passed / returned) efficiently in local (high performance) hardware registers. Aggregate types (struct, union, and arrays of arbitrary size) are normally handled by pointer indirection. The details are defined in the appropriate Application Binary Interface (ABI) documentation.

The POWER processor provides lots (96) of registers so we want to use registers wherever possible. Especially when our application is composed of collections of small functions. And more especially when these functions are small enough to inline and we want the compiler to perform local register allocation and common subexpression elimination optimizations across these functions. The PowerISA defines 3 kinds of registers;

- · General Purpose Registers (GPRs),
- · Floating-point Registers (FPRs),
- · Vector registers (VRs),

with 32 of each kind. We will ignore the various special registers for now.

The PowerPC64 64-bit ELF (and OpenPOWER ELF V2) ABIs normally pass simple arguments and return values in a single register (of the appropriate kind) per value. Arguments of aggregate types are passed as storage pointers in General Purpose Registers (GPRs).

The language specification, the language implementation, and the ABI provide some exceptions. The C99 language adds _Complex floating types which are composed of real and imaginary parts. GCC adds _Complex integer types. For PowerPC ABIs complex values are held in a pair of registers of the appropriate kind. C99 also adds double word integers as the *long long int* type. This only matters for PowerPC 32-bit ABIs. For PowerPC64 ABIs *long long* and *long* are both 64-bit integers and are held in 64-bit GPRs.

GCC also adds the __int128 type for some targets including the PowerPC64 ABIs. Values of __int128 type are held (for operations, parameter passing and function return) in 64-bit GPR pairs. GCC adds __ibm128 and _Decimal128 floating point types which are held in Floating-point Registers pairs. GCC recently added the __float128 floating point type which are held in single vector register. Similarly for vector __int128.

GCC defines Generic Vector Extensions that allow typedefs for vectors of various element sizes/types and generic SIMD (arithmetic, logical, and element indexing) operations. For PowerPC64 ABIs this is currently restricted to 16-byte vectors as defined in <altivec.h>. For currently available compilers attempts to define vector types with larger (32 or 64 byte) *vector_size* values are treated as arrays of scalar elements. Only vector_size(16) variables are passed and returned in vector registers.

The OpenPOWER 64-Bit ELF V2 ABI Specification makes specific provisions for passing/returning *homogeneous* aggregates of multiple like data types. Such aggregates can be passed as up to eight floating-point or vector registers. This is defined for the Little Endian ELF V2 ABI and is not applicable to Big Endian ELF V1 targets. Also current GCC versions, in common use, do not fully implement this ABI feature.

So we have shown that there are mechanisms for functions to return multiple vector register values. But none are really practical at this time as they not yet available (function or optimal code generation) in current GCC compilers, that are in common use.

Returning pairs of vector __int128 values as _Complex __float128 would be awkward at best. And it is not clear when or if _Complex vector __int128 will be supported. GCC's Generic Vector Extensions are only implemented for vector_size(16). And current GCC compilers can generate some sub-optimal code for passing/returning *homogeneous aggregates* as suggested in the OpenPOWER ABI.

1.2.2.4.3 Subsetting the problem.

We can simplify this problem by remembering that:

- Only a subset of the pveclib functions need to return more than one 128-bit vector.
- · The PowerISA normally splits these cases into multiple instructions anyway.
- · So far these functions are small and fully inlined.

So we have two (or three) options given the current state of GCC compilers in common use:

- Mimic the PowerISA and split the operation into two functions, where each function only returns (up to) 128bits of the result.
- Use pointer parameters to return a second vector value in addition to the function return.
- · Support both and let the user decide which works best.

The add/subtract quadword operations provide good examples. For exmaple adding two 256-bit unsigned integer values and returning the 257-bit (the high / low sum and the carry) result looks like this:

```
s1 = vec_vadduqm (a1, b1); // sum low 128-bits a1+b1
c1 = vec_vaddcuq (a1, b1); // write-carry from low a1+b1
s0 = vec_vaddeuqm (a0, b0, c1); // Add-extend high 128-bits a0+b0+c1
c0 = vec_vaddecuq (a0, b0, c1); // write-carry from high a0+b0+c1
```

This sequence uses the built-ins from <altivec.h> and generates instructions that will execute on POWER8 and POWER9. The compiler must target POWER8 (-mcpu=power8) or higher. In fact the compile will fail if the target is POWER7.

Now let's look at the pveclib version of these operations from <vec_int128_ppc.h>:

```
s1 = vec_adduqm (a1, b1); // sum low 128-bits a1+b1
c1 = vec_addcuq (a1, b1); // write-carry from low a1+b1
s0 = vec_addeuqm (a0, b0, c1); // Add-extend high 128-bits a0+b0+c1
c0 = vec_addecuq (a0, b0, c1); // write-carry from high a0+b0+c1
```

Looks almost the same but the operations do not use the 'v' prefix on the operation name. This sequence generates the same instructions for (-mcpu=power8) as the <altivec.h> version above. It will also generate a different (slightly longer) instruction sequence for (-mcpu=power7) which is functionally equivalent.

The pveclib <vec_int128_ppc.h> header also provides a coding style alternative:

```
s1 = vec_addcq (&c1, a1, b1);
s0 = vec_addeq (&c0, a0, b0, c1);
```

Here vec_addcq combines the adduqm/addcuq operations into a *add and carry quadword* operation. The first parameter is a pointer to vector to receive the carry-out while the 128-bit modulo sum is the function return value. Similarly vec_addeq combines the addeuqm/addecuq operations into a *add with extend and carry quadword* operation.

As these functions are inlined by the compiler the implied store / reload of the carry can be converted into a simple register assignment. For (-mcpu=power8) the compiler should generate the same instruction sequence as the two previous examples.

For (-mcpu=power7) these functions will expand into a different (slightly longer) instruction sequence which is functionally equivalent to the instruction sequence generated for (-mcpu=power8).

For older processors (power7 and earlier) and under some circumstances instructions generated for this "combined form" may perform better than the "split form" equivalent from the second example. Here the compiler may not recognize all the common subexpressions, as the "split forms" are expanded before optimization.

1.2.3 Background on the evolution of <altivec.h>

The original AltiVec (TM) Technology Programming Interface Manual defined the minimal vector extensions to the application binary interface (ABI), new keywords (vector, pixel, bool) for defining new vector types, and new operators (built-in functions).

- generic AltiVec operations, like vec_add()
- specific AltiVec operations (instructions, like vec_addubm())
- predicates computed from a AltiVec operation like vec_all_eq()

A generic operation generates specific instructions based on the types of the actual parameters. So a generic vec_add operation, with vector char parameters, will generate the (specific) vector add unsigned byte modulo (vaddubm) instruction. Predicates are used within if statement conditional clauses to access the condition code from vector operations that set Condition Register 6 (vector SIMD compares and Decimal Integer arithmetic and format conversions).

The PIM defined a set of compiler built-ins for vector instructions (see section "4.4 Generic and Specific AltiVec Operations") that compilers should support. The document suggests that any required typedefs and supporting macro definitions be collected into an include file named <altivec.h>.

The built-ins defined by the PIM closely match the vector instructions of the underlying PowerISA. For example: vec_mul, vec_mule / vec_mule, and vec_muleub / vec_muloub.

- vec_mul is defined for float and double and will (usually) generate a single instruction for the type. This is a
 simpler case as floating point operations usually stay in their lanes (result elements are the same size as the
 input operand elements).
- vec_mule / vec_mulo (multiply even / odd) are defined for integer multiply as integer products require twice as many bits as the inputs (the results don't stay in their lane).

The RISC philosophy resists and POWER Architecture avoids instructions that write to more than one register. So the hardware and PowerISA vector integer multiply generate even and odd product results (from even and odd input elements) from two instructions executing separately. The PIM defines and compiler supports these operations as overloaded built-ins and selects the specific instructions based on the operand (char or short) type.

This is complicated as the PowerISA evolves. The original Altivec (VMX) provided vector multiply (even / odd) operations for byte (char) and halfword (short) integers. Multiple even / odd word (int) instructions were not introduced until PowerISA V2.07 (POWER8). PowerISA 2.07 also introduced vector multiply word modulo which is included under the generic vec mul.

As the PowerISA evolved adding new vector (VMX) instructions, new facilities (Vector Scalar Extended (VSX)), and specialized vector categories (little endian, AES, SHA2, RAID), these new operators were added to <altivec.h>. This included new specific and generic operations and additional vector element types (long (64-bit) int, __int128, double and quad precision (__Float128) float).

However the PIM documents were primarily focused on embedded processors and were not updated to include the vector extensions implemented by the server processors. So any documentation for new vector operations were relegated to the various compilers. This was a haphazard process and some divergence in operation naming did occur between compilers.

In the run up to the POWER8 launch and the OpenPOWER initiative it was recognized that switching to Little Endian would require and new and well documented Application Binary Interface (ABI). It was also recognized that new

<altivec.h> extensions needed to be documented in a common place so the various compilers could implement a common vector built-in API. So ...

The OpenPower Elf V2 application binary interface (ABI): Chapter 6. Vector Programming Interfaces and Appendix A. Predefined Functions for Vector Programming document the current and proposed vector built-ins we expect all C/C++ compilers to implement for the PowerISA.

The ABI also defines many overloaded built-in functions as generic operations. Here the compiler selects a specific PowerISA implementation based on the operand (vector element) types. The ABI also defines the (big/little) endian behavior and the compiler may select different instructions based on the endianness of the target.

Also note that the vector element numbering changes between big and little endian, and so does the meaning of even and odd. Both affect what the compiler supports and the instruction sequence generated.

• vec_muleub and vec_muloub (multiply even / odd unsigned byte) are examples of non-overloaded built-ins provided by the GCC compiler but not defined in the ABI. One would assume these built-ins will generate the matching instruction, however the GCC compiler will adjust the generated instruction based on the target endianness (even / odd is reversed for little endian).

The ABI also defines vec_mul as an overloaded operation on integer types, where only the low order half (modulo element size) of the product is returned. The PowerISA does not provide direct multiply modulo instructions for all the integer sizes / types. So this requires a multiple-instruction sequence to implement. Also integer vec_mul is defined in the ABI as "phased in" and is only implemented in the latest GCC versions.

This is a small sample of the complexity we encounter programming at this low level (vector intrinsic) API. Partially this is due to RISC design philosophy where there is a trade-off of software complexity for simpler (hopefully faster) hardware design.

1.2.4 pveclib is not a vector math library

The pveclib does not implement general purpose vector math operations. These should continue to be developed and improved within existing projects (ie LAPACK, OpenBLAS, ATLAS and libmvec).

We believe that pveclib will be helpful to implementors of vector math libraries by providing a higher level, more portable, and more consistent vector interface for the PowerISA. Similarly for implementors of extended arithmetic, cryptographic, compression/decompression, and pattern matching / search libraries.

1.3 Performance data.

It is useful to provide basic performance data for each pveclib function. This is challenging as these functions are small and intended to be in-lined within larger functions (algorithms). As such they are subject to both the compiler's instruction scheduling and common subexpression optimizations plus the processors super-scalar and out-of-order execution design features.

As preclib functions are normally only a few instructions, the actual timing will depend on the context it is in (the instructions that it depends on for data and instructions that proceed them in the pipelines).

The simplest approach is to use the same performance metrics as the Power Processor Users Manuals Performance Profile. This is normally per instruction latency in cycles and throughput in instructions issued per cycle. There may also be additional information for special conditions that may apply.

For example the vector float absolute value function. For recent PowerISA implementations this a single (VSX **xvabssp**) instruction which we can look up in the POWER8 / POWER9 Processor User's Manuals (**UM**).

1.3 Performance data. 17

processor	Latency	Throughput
power8	6-7	2/cycle
power9	2	2/cycle

The POWER8 UM specifies a latency of "6 cycles to FPU (+1 cycle to other VSU ops" for this class of VSX single precision FPU instructions. So the minimum latency is 6 cycles if the register result is input to another VSX single precision FPU instruction. Otherwise if the result is input to a VSU logical or integer instruction then the latency is 7 cycles. The POWER9 UM shows the pipeline improvement of 2 cycles latency for simple FPU instructions like this. Both processors support dual pipelines for a 2/cycle throughput capability.

A more complicated example:

Here we want to test for *Not A Number* without triggering any of the associate floating-point exceptions (VXSNAN or VXVC). For this test the sign bit does not effect the result so we need to zero the sign bit before the actual test. The vector abs would work for this, but we know from the example above that this instruction has a high latency as we are definitely passing the result to a non-FPU instruction (vector compare greater than unsigned word).

So the code needs to load two constant vectors masks, then vector and-compliment to clear the sign-bit, before comparing each word for greater then infinity. The generated code should look something like this:

```
addis r9,r2,.rodata.cst16+0x10@ha
addis r10,r2,.rodata.cst16+0x20@ha
addi r9,r9,.rodata.cst16+0x10@1
addi r10,r10,.rodata.cst16+0x20@1
lvx v0,0,r10 # load vector const signmask
lvx v12,0,r9 # load vector const expmask
xxlandc vs34,vs34,vs32
vcmpgtuw v2,v2,v12
```

So six instructions to load the const masks and two instructions for the actual vec_isnanf32 function. The first six instructions are only needed once for each containing function, can be hoisted out of loops and into the function prologue, can be *commoned* with the same constant for other pveclib functions, or executed out-of-order and early by the processor.

Most of the time, constant setup does not contribute measurably to the over all performance of vec_isnanf32. When it does it is limited by the longest (in cycles latency) of the various independent paths that load constants. In this case the const load sequence is composed of three pairs of instructions that can issue and execute in parallel. The addis/addi FXU instructions supports throughput of 6/cycle and the lvx load supports 2/cycle. So the two vector constant load sequences can execute in parallel and the latency is same as a single const load.

For POWER8 it appears to be (2+2+5=) 9 cycles latency for the const load. While the core vec_isnanf32 function (xxlandc/vcmpgtuw) is a dependent sequence and runs (2+2) 4 cycles latency. Similar analysis for POWER9 where the addis/addi/lvx sequence is still listed as (2+2+5) 9 cycles latency. While the xxlandc/vcmpgtuw sequence increases to (2+3) 5 cycles.

The next interesting question is what can we say about throughput (if anything) for this example. The thought experiment is "what would happen if?";

- two or more instances of vec_isnanf32 are used within a single function,
- · in close proximity in the code,
- · with independent data as input,

could the generated instructions execute in parallel and to what extent. This illustrated by the following (contrived) example:

which tests 4 X vector float (16 X float) values and returns true if all 16 floats are NaN. Recent compilers will generates something like the following PowerISA code:

```
addis
        r9, r2, -2
addis
        r10, r2, -2
vspltisw v13,-1
                       # load vector const alltrue
        r9,r9,21184
addi
        r10, r10, -13760
lvx
        v0,0,r9
                      # load vector const signmask
        v1,0,r10
lvx
                       # load vector const expmask
xxlandc vs35, vs35, vs32
xxlandc vs34, vs34, vs32
xxlandc vs37, vs37, vs32
xxlandc vs36, vs36, vs32
vcmpgtuw v3,v3,v1  # nan1 = vec_isnanf32 (val1);
vcmpgtuw v2,v2,v1  # nan0 = vec_isnanf32 (val0);
vcmpgtuw v5,v5,v1  # nan3 = vec_isnanf32 (val3);
vcmpgtuw v4,v4,v1  # nan2 = vec_isnanf32 (val2);
\# nan0 = vec_and (nan2, nan0);
xxland vs36, vs35, vs36
vcmpequw. v4,v4,v13 # vec_all_eq(nan0, alltrue);
```

first the generated code loading the vector constants for signmask, expmask, and alltrue. We see that the code is generated only once for each constant. Then the compiler generate the core vec_isnanf32 function four times and interleaves the instructions. This enables parallel pipeline execution where conditions allow. Finally the 16X isnan results are reduced to 8X, then 4X, then to a single condition code.

For this exercise we will ignore the constant load as in any realistic usage it will be *commoned* across several pveclib functions and hoisted out of any loops. The reduction code is not part of the vec_isnanf32 implementation and also ignored. The sequence of 4X xxlandc and 4X vcmpgtuw in the middle it the interesting part.

For POWER8 both xxlandc and vcmpgtuw are listed as 2 cycles latency and throughput of 2 per cycle. So we can assume that (only) the first two xxlandc will issue in the same cycle (assuming the input vectors are ready). The issue of the next two xxlandc instructions will be delay by 1 cycle. The following vcmpgtuw instruction are dependent on the xxlandc results and will not execute until their input vectors are ready. The first two vcmpgtuw instruction will execute 2 cycles (latency) after the first two xxlandc instructions execute. Execution of the second two vcmpgtuw instructions will be delayed 1 cycle due to the issue delay in the second pair of xxlandc instructions.

So at least for this example and this set of simplifying assumptions we suggest that the throughput metric for vec_ isnanf32 is 2/cycle. For latency metric we offer the range with the latency for the core function (without and constant load overhead) first. Followed by the total latency (the sum of the constant load and core function latency). For the vec_isnanf32 example the metrics are:

1.3 Performance data. 19

processor	Latency	Throughput
power8	4-13	2/cycle
power9	5-14	2/cycle

Looking at a slightly more complicated example where core functions implementation can execute more then one instruction per cycle. Consider:

```
static inline vb32_t
vec_isnormalf32 (vf32_t vf32)
vui32_t tmp, tmp2;
const vui32_t expmask = CONST_VINT128_W(0x7f800000, 0x7f800000, 0x7f800000,
                                         0x7f800000);
const vui32_t minnorm = CONST_VINT128_W(0x00800000, 0x00800000, 0x00800000,
                                         0x00800000);
#i.f ARCH_PWR9
// P9 has a 2 cycle xvabssp and eliminates a const load.
tmp2 = (vui32_t) vec_abs (vf32);
const vui32_t signmask = CONST_VINT128_W(0x80000000, 0x80000000, 0x80000000,
                                          0x80000000);
tmp2 = vec_andc ((vui32_t)vf32, signmask);
#endif
tmp = vec_and ((vui32_t) vf32, expmask);
tmp2 = (vui32_t) vec_cmplt (tmp2, minnorm);
tmp = (vui32_t) vec_cmpeq (tmp, expmask);
return (vb32_t )vec_nor (tmp, tmp2);
```

which requires two (independent) masking operations (sign and exponent), two (independent) compares that are dependent on the masking operations, and a final *not OR* operation dependent on the compare results.

The generated POWER8 code looks like this:

```
addis r10, r2, -2
addis
       r8,r2,-2
       r10, r10, 21184
addi
addi
        r8, r8, -13760
addis
       r9, r2, -2
        v13.0.r8
lvx
addi
        r9, r9, 21200
lvx
        v1,0,r10
        v0,0,r9
xxland vs33, vs33, vs34
xxlandc vs34, vs45, vs34
vcmpgtuw v0, v0, v1
vcmpequw v2, v2, v13
xxlnor vs34, vs32, vs34
```

Note this this sequence needs to load 3 vector constants. In previous examples we have noted that POWER8 lvx supports 2/cycle throughput. But with good scheduling, the 3rd vector constant load, will only add 1 additional cycle to the timing (10 cycles).

Once the constant masks are loaded the xxland/xxlandc instructions can execute in parallel. The vcmpg-tuw/vcmpequw can also execute in parallel but are delayed waiting for the results of masking operations. Finally the xxnor is dependent on the data from both compare instructions.

For POWER8 the latencies are 2 cycles each, and assuming parallel execution of xxland/xxlandc and vcmpg-tuw/vcmpequw we can assume (2+2+2=) 6 cycles minimum latency and another 10 cycles for the constant loads (if needed).

While the POWER8 core has ample resources (10 issue ports across 16 execution units), this specific sequence is restricted to the two *issue ports and VMX execution units* for this class of (simple vector integer and logical) instructions. For vec_isnormalf32 this allows for a lower latency (6 cycles vs the expected 10, over 5 instructions), it also implies that both of the POWER8 cores *VMX execution units* are busy for 2 out of the 6 cycles.

So while the individual instructions have can have a throughput of 2/cycle, vec_isnormalf32 can not. It is plausible for two executions of vec_isnormalf32 to interleave with a delay of 1 cycle for the second sequence. To keep the table information simple for now, just say the throughput of vec_isnormalf32 is 1/cycle.

After that it gets complicated. For example after the first two instances of vec_isnormalf32 are issued, both *VMX* execution units are busy for 4 cycles. So either the first instructions of the third vec_isnormalf32 will be delayed until the fifth cycle. Or the compiler scheduler will interleave instructions across the instances of vec_isnormalf32 and the latencies of individual vec_isnormalf32 results will increase. This is too complicated to put in a simple table.

For POWER9 the sequence is slightly different

```
addis
        r10,r2,-2
addis
        r9, r2, -2
xvabssp vs45,vs34
        r10,r10,-14016
addi
addi
        r9, r9, -13920
        v1,0,r10
lvx
        v0,0,r9
lvx
xxland vs34, vs34, vs33
vcmpgtuw v0, v0, v13
vcmpequw v2, v2, v1
xxlnor vs34, vs32, vs34
```

We use vec_abs (xvabssp) to replace the sigmask and vec_andc and so only need to load two vector constants. So the constant load overhead is reduced to 9 cycles. However the the vector compares are now 3 cycles for (2+3+2=) 7 cycles for the core sequence. The final table for vec_isnormalf32:

processor	Latency	Throughput
power8	6-16	1/cycle
power9	7-16	1/cycle

1.3.1 Additional analysis and tools.

The overview above is simplified analysis based on the instruction latency and throughput numbers published in the Processor User's Manuals (see Reference Documentation). These values are *best case* (input data is ready, SMT1 mode, no cache misses, mispredicted branches, or other hazards) for each instruction in isolation.

Note

This information is intended as a guide for compiler and application developers wishing to optimize for the platform. Any performance tables provided for pveclib functions are in this spirit.

Of course the actual performance is complicated by the overall environment and how the pveclib functions are used. It would be unusual for pveclib functions to be used in isolation. The compiler will in-line pveclib functions and look for sub-expressions it can hoist out of loops or share across pveclib function instances. The The compiler will also model the processor and schedule instructions across the larger containing function. So in actual use the instruction sequences for the examples above are likely to be interleaved with instructions from other pvevlib functions and user written code.

Larger functions that use pveclib and even some of the more complicated pveclib functions (like vec_muludq) defy simple analysis. For these cases it is better to use POWER specific analysis tools. To understand the overall pipeline flows and identify hazards the instruction trace driven performance simulator is recommended.

The IBM Advance Toolchain includes an updated (POWER enabled) Valgrind tool and instruction trace plug-in (itrace). The itrace tool (-tool=itrace) collects instruction traces for the whole program or specific functions (via -fnname= option).

1.3 Performance data. 21

Note

The Valgrind package provided by the Linux Distro may not be enabled for the latest POWER processor. Nor will it include the itrace plug-in or the associated vgi2qt conversion tool.

Instruction trace files are processed by the Performance Simulator (sim_ppc) models. Performance simulators are specific to each processor generation (POWER7-9) and provides a cycle accurate modeling for instruction trace streams. The results of the model (a pipe file) can viewed via one the interactive display tools (scrollpv, jviewer) or passed to an analysis tool like pipestat.

Chapter 2

Todo List

Member vec_bcdmul (vui32_t a, vui32_t b)

This is tricky as the product can be up to 62 digits and _Decimal128 can only hold 34 digits. So products that are more than 34 digits will loose precision on the right during the conversion back to BCD.

24 Todo List

Chapter 3

Deprecated List

Member vec_slq4 (vui128_t vra)

Vector Shift Left 4-bits Quadword. Replaced by vec_slqi with shb param = 4.

Member vec_slq5 (vui128_t vra)

Vector Shift Left 5-bits Quadword. Replaced by vec_slqi with shb param = 5.

Member vec_spltd (vui64_t vra, const int ctl)

Vector splat doubleword. Duplicate the selected doubleword element across the doubleword elements of the result.

Member vec_srq4 (vui128_t vra)

Vector Shift right 4-bits Quadword. Replaced by vec_srqi with shb param = 4.

Member vec_srq5 (vui128_t vra)

Vector Shift right 5-bits Quadword. Replaced by vec_srqi with shb param = 5.

26 Deprecated List

Chapter 4

Class Index

4.1 Class List

Here are the classes, structs, unions and interfaces with brief descriptions:

VEC_U_128			
Union used to transfer 128-bit data between vector and no	on-vector types	 	31
VF_128			
Union used to transfer 128-bit data between vector and	float128 types	 	32

28 Class Index

Chapter 5

File Index

5.1 File List

Here is a list of all documented files with brief descriptions:

doc/ pveclibmaindox.h	??
src/vec_bcd_ppc.h	
Header package containing a collection of Binary Coded Decimal (BCD) computation functions implemented with PowerISA VMX, VSX, and DFP instructions	33
src/vec_char_ppc.h	
Header package containing a collection of 128-bit SIMD operations over 8-bit integer (char) elements	36
src/vec_common_ppc.h	
Common definitions and typedef used by the collection of Power Vector Library (pveclib) headers	50
src/vec_f128_ppc.h	
Header package containing a collection of 128-bit SIMD operations over Quad-Precision floating point elements	55
src/vec_f32_ppc.h	
Header package containing a collection of 128-bit SIMD operations over 4x32-bit floating point elements	72
src/vec_f64_ppc.h	
Header package containing a collection of 128-bit SIMD operations over 64-bit double-precision floating point elements	85
src/vec_int128_ppc.h	
Header package containing a collection of 128-bit computation functions implemented with PowerISA VMX and VSX instructions	98
src/vec_int16_ppc.h	
Header package containing a collection of 128-bit SIMD operations over 16-bit integer elements	132
src/vec_int32_ppc.h	
Header package containing a collection of 128-bit SIMD operations over 32-bit integer elements. Most of these operations are implemented in a single instruction on newer (POWER8/POW← ER9) processors. This header serves to fill in functional gaps for older (POWER7, POWE← R8) processors and provides a in-line assembler implementation for older compilers that do not	140
provide the build-ins	148
Header package containing a collection of 128-bit SIMD operations over 64-bit integer elements	164

30 File Index

Chapter 6

Class Documentation

6.1 __VEC_U_128 Union Reference

Union used to transfer 128-bit data between vector and non-vector types.

```
#include <vec_common_ppc.h>
```

Public Attributes

• vui128_t vx1

vf64_t vf2

struct {

} ulong

uint64_t lower uint64_t upper

```
• unsigned __int128 i128
      Signed 128-bit integer from pair of 64-bit GPRs.
• unsigned __int128 ui128
      Unsigned 128-bit integer from pair of 64-bit GPRs.
_Decimal128 dpd128
      128 bit Decimal Float from pair of double float registers.
• long double ldbl128
      IBM long double float from pair of double float registers.

    vui8_t vx16

      128 bit Vector of 16 unsigned char elements.

    vui16_t vx8

      128 bit Vector of 8 unsigned short int elements.

    vui32_t vx4

      128 bit Vector of 4 unsigned int elements.

    vui64_t vx2

      128 bit Vector of 2 unsigned long int (64-bit) elements.
```

Struct of two unsigned long int (64-bit GPR) fields.

128 bit Vector of 1 unsigned __int128 element.

128 bit Vector of 2 double float elements.

32 Class Documentation

6.1.1 Detailed Description

Union used to transfer 128-bit data between vector and non-vector types.

The documentation for this union was generated from the following file:

• src/vec_common_ppc.h

6.2 __VF_128 Union Reference

Union used to transfer 128-bit data between vector and float128 types.

```
#include <vec_f128_ppc.h>
```

Public Attributes

vui8_t vx16

union field of vector unsigned char elements.

vui16_t vx8

union field of vector unsigned short elements.

vui32_t vx4

union field of vector unsigned int elements.

vui64_t vx2

union field of vector unsigned long long elements.

vui128_t vx1

union field of vector unsigned __int128 elements.

• vb128_t vbool1

```
union field of vector __bool __int128 elements.
```

• __binary128 vf1

union field of __float128 elements.

6.2.1 Detailed Description

Union used to transfer 128-bit data between vector and __float128 types.

The documentation for this union was generated from the following file:

• src/vec_f128_ppc.h

Chapter 7

File Documentation

7.1 src/vec_bcd_ppc.h File Reference

Header package containing a collection of Binary Coded Decimal (**BCD**) computation functions implemented with PowerISA VMX, VSX, and DFP instructions.

```
#include <vec_common_ppc.h>
#include <vec_char_ppc.h>
```

Functions

```
• static _Decimal128 bcd_qauntize0 (_Decimal128 val)
```

Quantize (truncate) a _Decimal128 value before convert to BCD.

• static _Decimal128 vec_BCD2DFP (vui32_t val)

Convert a Vector Signed BCD value to __Decimal128.

static vui32_t vec_DFP2BCD (_Decimal128 val)

Convert a __Decimal128 value to Vector BCD.

static vui32_t vec_bcdadd (vui32_t a, vui32_t b)

Add two Vector Signed BCD 31 digit values.

static vui32_t vec_bcddiv (vui32_t a, vui32_t b)

Divide a Vector Signed BCD 31 digit value by another BCD value.

static vui32_t vec_bcdmul (vui32_t a, vui32_t b)

Multiply two Vector Signed BCD 31 digit values.

static vui32_t vec_bcdsub (vui32_t a, vui32_t b)

Subtract two Vector Signed BCD 31 digit values.

static vui8_t vec_bcdctb100s (vui8_t vra)

Vector Decimal Convert Binary Coded Decimal (BCD) digit pairs to binary integer bytes.

7.1.1 Detailed Description

Header package containing a collection of Binary Coded Decimal (**BCD**) computation functions implemented with PowerISA VMX, VSX, and DFP instructions.

Note

BCD and DFP support requires at least PowerISA 2.05 (POWER6) or later server level processor support. Plan to extend this header to cover the POWER9 Zoned decimal operations and conversions to / from BCD and DFP.

7.1.2 Function Documentation

7.1.2.1 static _Decimal128 bcd_qauntize0 (_Decimal128 val) [inline], [static]

Quantize (truncate) a _Decimal128 value before convert to BCD.

The truncate (round toward 0) and justify right the input _Decimal128 value so that the unit digit is in the right most position. This supports BCD multiply and divide using DFP instructions by truncating fractional digits before conversion back to BCD.

Parameters

```
val a _Decimal128 value.
```

Returns

The quantized __Decimal128 value in a double float pair.

```
7.1.2.2 static _Decimal128 vec_BCD2DFP( vui32_t val ) [inline], [static]
```

Convert a Vector Signed BCD value to Decimal128.

The BCD vector is permuted into a double float pair before conversion to DPD format via the DFP Encode BCD To DPD Quad instruction.

Parameters

```
val a 128-bit vector treated a signed BCD 31 digit value.
```

Returns

a __Decimal128 in a double float pair.

```
7.1.2.3 static vui32_t vec_bcdadd ( vui32_t a, vui32_t b ) [inline], [static]
```

Add two Vector Signed BCD 31 digit values.

Two Signed 31 digit values are added and lower 31 digits of the sum are returned. Overflow (carry-out) is ignored.

Parameters

а	a 128-bit vector treated a signed BCD 31 digit value.
b	a 128-bit vector treated a signed BCD 31 digit value.

Returns

a 128-bit vector which is the lower 31 digits of (a + b).

7.1.2.4 static vui8_t vec_bcdctb100s (vui8_t vra) [inline], [static]

Vector Decimal Convert Binary Coded Decimal (BCD) digit pairs to binary integer bytes.

Vector Convert 2 adjacent BCD digits, in each byte, to the corresponding binary char int value. Input values should be valid BCD nibbles in the range 0-9. The result will be binary char int values in the range 0-99.

This can be used as the first stage operation in a wider BCD to binary conversions. Basically the result of this stage are binary coded 100s "digits".

Parameters

Returns

128-bit vector unsigned char, For each byte, BCD digit pairs converted to the equivalent binary representation in the range 0-99.

```
7.1.2.5 static vui32 t vec_bcddiv ( vui32 t a, vui32 t b ) [inline], [static]
```

Divide a Vector Signed BCD 31 digit value by another BCD value.

One Signed 31 digit value is divided by a second 31 digit value and the quotient is returned.

Parameters

	a 128-bit vector treated a signed BCD 31 digit value.
b	a 128-bit vector treated a signed BCD 31 digit value.

Returns

a 128-bit vector which is the lower 31 digits of (a / b).

```
7.1.2.6 static vui32_t vec_bcdmul( vui32_t a, vui32_t b) [inline], [static]
```

Multiply two Vector Signed BCD 31 digit values.

Two Signed 31 digit values are multiplied and the lower 31 digits of the product are returned. Overflow is ignored.

Todo This is tricky as the product can be up to 62 digits and _Decimal128 can only hold 34 digits. So products that are more than 34 digits will loose precision on the right during the conversion back to BCD.

Parameters

а	a 128-bit vector treated a signed BCD 31 digit value.
b	a 128-bit vector treated a signed BCD 31 digit value.

Returns

a 128-bit vector which is the lower 31 digits of (a * b).

```
7.1.2.7 static vui32_t vec_bcdsub ( vui32_t a, vui32_t b ) [inline], [static]
```

Subtract two Vector Signed BCD 31 digit values.

Subtract Signed 31 digit values and return the lower 31 digits of of the result. Overflow (carry-out/barrow) is ignored.

Parameters

	a 128-bit vector treated a signed BCD 31 digit value.
b	a 128-bit vector treated a signed BCD 31 digit value.

Returns

a 128-bit vector which is the lower 31 digits of (a - b).

```
7.1.2.8 static vui32_t vec_DFP2BCD ( _Decimal128 val ) [inline], [static]
```

Convert a __Decimal128 value to Vector BCD.

The _Decimal128 value is converted to a signed BCD 31 digit value via "DFP Decode DPD To BCD Quad". The conversion result is still in a double float register pair and so is permuted into single vector register for use.

Parameters

```
val a __Decimal128 in a double float pair.
```

Returns

a 128-bit vector treated a signed BCD 31 digit value.

7.2 src/vec_char_ppc.h File Reference

Header package containing a collection of 128-bit SIMD operations over 8-bit integer (char) elements.

```
#include <vec_common_ppc.h>
```

Functions

- static vui8_t vec_absdub (vui8_t vra, vui8_t vrb)

 Vector Absolute Difference Unsigned byte.
- static vui8_t vec_clzb (vui8_t vra)

```
Count leading zeros for a vector unsigned char (byte) elements.

    static vui8 t vec isalnum (vui8 t vec str)

      Vector isalpha.
• static vui8_t vec_isalpha (vui8_t vec_str)
      Vector isalnum.

    static vui8_t vec_isdigit (vui8_t vec_str)

      Vector isdigit.

    static vui8_t vec_mrgahb (vui16_t vra, vui16_t vrb)

      Vector Merge Algebraic High Byte operation.

    static vui8_t vec_mrgalb (vui16_t vra, vui16_t vrb)

      Vector Merge Algebraic Low Byte operation.

    static vui8_t vec_mrgeb (vui8_t vra, vui8_t vrb)

      Vector Merge Even Bytes operation.
• static vui8 t vec mrgob (vui8 t vra, vui8 t vrb)
      Vector Merge Odd Halfwords operation.

    static vi8_t vec_mulhsb (vi8_t vra, vi8_t vrb)

      Vector Multiply High Signed Bytes.

    static vui8 t vec mulhub (vui8 t vra, vui8 t vrb)

      Vector Multiply High Unsigned Bytes.

    static vui8_t vec_mulubm (vui8_t vra, vui8_t vrb)

      Vector Multiply Unsigned Byte Modulo.

    static vui8_t vec_popentb (vui8_t vra)

      Vector Population Count byte.

    static vui8 t vec slbi (vui8 t vra, const unsigned int shb)

      Vector Shift left Byte Immediate.

    static vi8_t vec_srabi (vi8_t vra, const unsigned int shb)

      Vector Shift Right Algebraic Byte Immediate.

    static vui8_t vec_srbi (vui8_t vra, const unsigned int shb)

      Vector Shift Right Byte Immediate.

    static vui8 t vec shift leftdo (vui8 t vrw, vui8 t vrx, vui8 t vrb)

      Shift left double quadword by octet. Return a vector unsigned char that is the left most 16 chars after shifting left 0-15
      octets (chars) of the 32 char double vector (vrw||vrx). The octet shift amount is from bits 121:124 of vrb.

    static vui8_t vec_toupper (vui8_t vec_str)

      Vector toupper.
```

vector toupper.

• static vui8_t vec_tolower (vui8_t vec_str)

Vector tolower.

static vui8_t vec_vmrgeb (vui8_t vra, vui8_t vrb)

Vector Merge Even Bytes.

static vui8_t vec_vmrgob (vui8_t vra, vui8_t vrb)

Vector Merge Odd Byte.

7.2.1 Detailed Description

Header package containing a collection of 128-bit SIMD operations over 8-bit integer (char) elements.

Most of these operations are implemented in a single VMX or VSX instruction on newer (POWER6/POWER7/PO ← WER8/POWER9) processors. This header serves to fill in functional gaps for older (POWER7, POWER8) processors and provides in-line assembler implementations for older compilers that do not provide the build-ins.

Most vector char (8-bit integer) operations are are already covered by the original VMX (AKA Altivec) instructions. VMX intrinsic (compiler built-ins) operations are defined in <altivec.h> and described in the compiler documentation. PowerISA 2.07B (POWER8) added several useful byte operations (count leading zeros, population count) not included in the original VMX. PowerISA 3.0B (POWER9) adds several more (absolute difference, compare not equal, count trailing zeros, extend sign, extract/insert, and reverse bytes). Most of these intrinsic (compiler built-ins) operations are defined in <altivec.h> and described in the compiler documentation.

Note

The compiler disables associated <altivec.h> built-ins if the **mcpu** target does not enable the specific instruction. For example if you compile with **-mcpu=power7**, vec_vclz and vec_vclzb will not be defined. But vec_clzb is always defined in this header, will generate the minimum code, appropriate for the target, and produce correct results.

This header covers operations that are either:

- Implemented in later processors and useful to programmers if the same operations are available on slightly older processors. This is required even if the operation is defined in the OpenPOWER ABI or https://doi.org/10.1001/journal.org/ as the compiler disables the associated built-ins if the **mcpu** target does not enable the instruction.
- Defined in the OpenPOWER ABI but *not* yet defined in <altivec.n> provided by available compilers in common use. Examples include Count Leading Zeros and Population Count.
- Commonly used operations, not covered by the ABI or <altivec.h>, and require multiple instructions or are not obvious. Examples include the multiply high, ASCII character tests, and shift immediate operations.

7.2.2 Endian problems with byte operations

It would be useful to provide a vector multiply high byte (return the high order 8-bits of the 16-bit product) operation. This can be used for multiplicative inverse (effectively integer divide) operations. Neither integer multiply high nor divide are available as vector instructions. However the multiply high byte operation can be composed from the existing multiply even/odd byte operations followed by the vector merge even byte operations. Similarly a multiply low (modulo) byte operation can be composed from the existing multiply even/odd byte operations followed by the vector merge odd byte operation.

As a prerequisite we need to provide the merge even/odd byte operations. While PowerISA has added these operations for word and doubleword, instructions are not defined for byte and halfword. Fortunately vector merge operations are just a special case of vector permute. So the vec_vmrgob() and vec_vmrgob() implementation can use vec_perm and appropriate selection vectors to provide these merge operations.

As described for other element sizes this is complicated by *little-endian* (LE) support as specified in the OpenPO \leftarrow WER ABI and as implemented in the compilers. Little-endian changes the effective vector element numbering and the location of even and odd elements. This means that the vector built-ins provided by altivec.h may not generate the instructions you would expect.

See also

Endian problems with halfword operations General Endian Issues

So this header defines endian independent byte operations vec_vmrgeb() and vec_vmrgob(). These operations are used in the implementation of the endian sensitive vec_mrgeb() and vec_mrgob(). These support the OpenPOWER ABI mandated merge even/odd semantic.

We also provide the merge algebraic high/low operations vec_mrgahb() and vec_mrgalb() to simplify extended precision arithmetic. These implementations use vec_vmrgeb() and vec_vmrgob() as extended precision byte order does not change with endian. These operations are used in turn to implement multiply byte high/low/modulo (vec—mulhsb(), vec_mulhub(), vec_mulhub()).

These operations provide a basis for using the multiplicative inverse as a alternative to integer divide.

See also

Examples, Divide by integer constant

7.2.3 Performance data.

The performance characteristics of the merge and multiply byte operations are very similar to the halfword implementations. (see Performance data.).

7.2.3.1 More information.

High level performance estimates are provided as an aid to function selection when evaluating algorithms. For background on how *Latency* and *Throughput* are derived see: Performance data.

7.2.4 Function Documentation

7.2.4.1 static vui8_t vec_absdub (vui8_t vra, vui8_t vrb) [inline], [static]

Vector Absolute Difference Unsigned byte.

Compute the absolute difference for each byte. For each unsigned byte, subtract B[i] from A[i] and return the absolute value of the difference.

processor	Latency	Throughput
power8	4	1/cycle
power9	3	2/cycle

Parameters

vra	vector of 16 unsigned bytes
vrb	vector of 16 unsigned bytes

Returns

vector of the absolute difference.

7.2.4.2 static vui8_t vec_clzb (vui8_t vra) [inline], [static]

Count leading zeros for a vector unsigned char (byte) elements.

Count the number of leading '0' bits (0-7) within each byte element of a 128-bit vector.

For POWER8 (PowerISA 2.07B) or later use the Vector Count Leading Zeros byte instruction **vclzb**. Otherwise use sequence of pre 2.07 VMX instructions. SIMDized count leading zeros inspired by:

Warren, Henry S. Jr and *Hacker's Delight*, 2nd Edition, Addison Wesley, 2013. Chapter 5 Counting Bits, Figure 5-12.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

vra	128-bit vector treated as 16 x 8-bit integer (byte) elements.
-----	---

Returns

128-bit vector with the Leading Zeros count for each byte element.

7.2.4.3 static vui8_t vec_isalnum (vui8_t vec_str) [inline], [static]

Vector isalpha.

Return a vector boolean char with a true indicator for any character that is either Lower Case Alpha ASCII or Upper Case ASCII. False otherwise.

processor	Latency	Throughput
power8	10-20	1/cycle
power9	11-21	1/cycle

Parameters

vec_str	vector of 16 ASCII characters
---------	-------------------------------

Returns

vector bool char of the isalpha operation applied to each character of vec_str. For each byte 0xff indicates true (isalpha), 0x00 indicates false.

7.2.4.4 static vui8_t vec_isalpha (vui8_t vec_str) [inline], [static]

Vector isalnum.

Return a vector boolean char with a true indicator for any character that is either Lower Case Alpha ASCII, Upper Case ASCII, or numeric ASCII. False otherwise.

processor	Latency	Throughput
power8	9-18	1/cycle
power9	10-19	1/cycle

Parameters

vec_str	vector of 16 ASCII characters
---------	-------------------------------

Returns

vector bool char of the isalnum operation applied to each character of vec_str. For each byte 0xff indicates true (isalpha), 0x00 indicates false.

7.2.4.5 static vui8_t vec_isdigit (vui8_t vec_str) [inline], [static]

Vector isdigit.

Return a vector boolean char with a true indicator for any character that is ASCII decimal digit. False otherwise.

processor	Latency	Throughput
power8	4-13	1/cycle
power9	5-14	1/cycle

Parameters

Returns

vector bool char of the isdigit operation applied to each character of vec_str. For each byte 0xff indicates true (isdigit), 0x00 indicates false.

7.2.4.6 static vui8_t vec_mrgahb (vui16_t vra, vui16_t vrb) [inline], [static]

Vector Merge Algebraic High Byte operation.

Merge only the high byte from 16 x Algebraic halfwords across vectors vra and vrb. This is effectively the Vector Merge Even Byte operation that is not modified for Endian.

For example merge the high 8-bits from each of 16 x 16-bit products as generated by vec_muleub/vec_muloub. This result is effectively a vector multiply high unsigned byte.

processor	Latency	Throughput
power8	2-13	2/cycle
power9	3-14	2/cycle

Parameters

vra 128-bit vector unsigned sh		128-bit vector unsigned short.
	vrb	128-bit vector unsigned short.

Returns

A vector merge from only the high bytes of the 16 x Algebraic halfwords across vra and vrb.

7.2.4.7 static vui8_t vec_mrgalb (vui16_t vra, vui16_t vrb) [inline], [static]

Vector Merge Algebraic Low Byte operation.

Merge only the low bytes from 16 x Algebraic halfwords across vectors vra and vrb. This is effectively the Vector Merge Odd Bytes operation that is not modified for Endian.

For example merge the low 8-bits from each of 16 x 16-bit products as generated by vec_muleub/vec_muloub. This result is effectively a vector multiply low unsigned byte.

processor	Latency	Throughput
power8	2-13	2/cycle
power9	3-14	2/cycle

Parameters

vra 128-bit vector un		128-bit vector unsigned int.
	vrb	128-bit vector unsigned int.

Returns

A vector merge from only the high halfwords of the 8 x Algebraic words across vra and vrb.

7.2.4.8 static vui8_t vec_mrgeb (vui8_t vra, vui8_t vrb) [inline], [static]

Vector Merge Even Bytes operation.

Merge the even byte elements from the concatenation of 2 x vectors (vra and vrb).

Note

The element numbering changes between Big and Little Endian. So the compiler and this implementation adjusts the generated code to reflect this.

processor	Latency	Throughput
power8	2-13	2/cycle
power9	3-14	2/cycle

Parameters

vra	128-bit vector unsigned char.
vrb	128-bit vector unsigned char.

Returns

A vector merge from only the even bytes of vra and vrb.

7.2.4.9 static vui8_t vec_mrgob (vui8_t vra, vui8_t vrb) [inline], [static]

Vector Merge Odd Halfwords operation.

Merge the odd halfword elements from the concatenation of 2 x vectors (vra and vrb).

Note

The element numbering changes between Big and Little Endian. So the compiler and this implementation adjusts the generated code to reflect this.

processor	Latency	Throughput
power8	2-13	2/cycle
power9	3-14	2/cycle

Parameters

vra 128-bit vector		128-bit vector unsigned char.
	vrb	128-bit vector unsigned char.

Returns

A vector merge from only the odd bytes of vra and vrb.

7.2.4.10 static vi8_t vec_mulhsb(vi8_t vra, vi8_t vrb) [inline],[static]

Vector Multiply High Signed Bytes.

Multiple the corresponding byte elements of two vector signed char values and return the high order 8-bits, for each 16-bit product element.

processor	Latency	Throughput
power8	9-13	1/cycle
power9	10-14	1/cycle

Parameters

vra	128-bit vector signed char.
vrb	128-bit vector signed char.

Returns

vector of the high order 8-bits of the product of the byte elements from vra and vrb.

7.2.4.11 static vui8_t vec_mulhub (vui8_t vra, vui8_t vrb) [inline], [static]

Vector Multiply High Unsigned Bytes.

Multiple the corresponding byte elements of two vector unsigned char values and return the high order 8-bits, for each 16-bit product element.

processor	Latency	Throughput
power8	9-13	1/cycle
power9	10-14	1/cycle

Parameters

vra	128-bit vector unsigned char.
vrb	128-bit vector unsigned char.

Returns

vector of the high order 8-bits of the product of the byte elements from vra and vrb.

7.2.4.12 static vui8_t vec_mulubm (vui8_t vra, vui8_t vrb) [inline], [static]

Vector Multiply Unsigned Byte Modulo.

Multiple the corresponding byte elements of two vector unsigned char values and return the low order 8-bits of the 16-bit product for each element.

Note

vec_mulubm can be used for unsigned or signed char integers. It is the vector equivalent of Multiply Low Byte.

processor	Latency	Throughput
power8	9-13	1/cycle
power9	10-14	1/cycle

Parameters

vra	128-bit vector unsigned char.
vrb	128-bit vector unsigned char.

Returns

vector of the low order 8-bits of the unsigned product of the byte elements from vra and vrb.

7.2.4.13 static vui8_t vec_popentb (vui8_t vra) [inline], [static]

Vector Population Count byte.

Count the number of '1' bits (0-8) within each byte element of a 128-bit vector.

For POWER8 (PowerISA 2.07B) or later use the Vector Population Count Byte instruction. Otherwise use simple Vector (VMX) instructions to count bits in bytes in parallel. SIMDized population count inspired by:

Warren, Henry S. Jr and Hacker's Delight, 2nd Edition, Addison Wesley, 2013. Chapter 5 Counting Bits, Figure 5-2.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

vra	128-bit vector treated as 16 x 8-bit integers (byte) elements.
-----	--

Returns

128-bit vector with the population count for each byte element.

7.2.4.14 static vui8_t vre_shift_leftdo (vui8_t vrw, vui8_t vrx, vui8_t vrb) [inline], [static]

Shift left double quadword by octet. Return a vector unsigned char that is the left most 16 chars after shifting left 0-15 octets (chars) of the 32 char double vector (vrw||vrx). The octet shift amount is from bits 121:124 of vrb.

This sequence can be used to align a unaligned 16 char substring based on the result of a vector count leading zero of of the compare boolean.

processor	Latency	Throughput
power8	6-8	1/cycle
power9	8-9	1/cycle

Parameters

vru	upper 16-bytes of the 32-byte double vector.	
vrx	vrx lower 16-bytes of the 32-byte double vector.vrb Shift amount in bits 121:124.	
vrb		

Returns

upper 16-bytes of left shifted double vector.

7.2.4.15 static vui8_t vec_slbi (vui8_t vra, const unsigned int shb) [inline], [static]

Vector Shift left Byte Immediate.

Shift left each byte element [0-15], 0-7 bits, as specified by an immediate value. The shift amount is a const unsigned int in the range 0-7. A shift count of 0 returns the original value of vra. Shift counts greater then 7 bits return zero.

processor	Latency	Throughput
power8	4-11	2/cycle
power9	5-11	2/cycle

Parameters

vra	a 128-bit vector treated as a vector unsigned char.
shb Shift amount in the range 0-7.	

Returns

128-bit vector unsigned char, shifted left shb bits.

7.2.4.16 static vi8_t vec_srabi (vi8_t vra, const unsigned int shb) [inline], [static]

Vector Shift Right Algebraic Byte Immediate.

Shift right each byte element [0-15], 0-7 bits, as specified by an immediate value. The shift amount is a const unsigned int in the range 0-7. A shift count of 0 returns the original value of vra. Shift counts greater then 7 bits return the sign bit propagated to each bit of each element.

processor	Latency	Throughput
power8	4-11	2/cycle
power9	5-11	2/cycle

Parameters

vra	a 128-bit vector treated as a vector signed char.
shb	Shift amount in the range 0-7.

Returns

128-bit vector signed char, shifted right shb bits.

7.2.4.17 static vui8 t vec_srbi (vui8 t vra, const unsigned int shb) [inline], [static]

Vector Shift Right Byte Immediate.

Shift right each byte element [0-15], 0-7 bits, as specified by an immediate value. The shift amount is a const unsigned int in the range 0-7. A shift count of 0 returns the original value of vra. Shift counts greater then 7 bits return zero.

processor	Latency	Throughput
power8	4-11	2/cycle
power9	5-11	2/cycle

Parameters

vra	a 128-bit vector treated as a vector unsigned char.
shb	Shift amount in the range 0-7.

Returns

128-bit vector unsigned char, shifted right shb bits.

7.2.4.18 static vui8_t vec_tolower(vui8_t vec_str) [inline], [static]

Vector tolower.

Convert any Upper Case Alpha ASCII characters within a vector unsigned char into the equivalent Lower Case character. Return the result as a vector unsigned char.

processor	Latency	Throughput
power8	8-17	1/cycle
power9	9-18	1/cycle

Parameters

vec_str vector of 16 ASCII cha	aracters
----------------------------------	----------

Returns

vector char converted to lower case.

7.2.4.19 static vui8_t vec_toupper(vui8_t vec_str) [inline], [static]

Vector toupper.

Convert any Lower Case Alpha ASCII characters within a vector unsigned char into the equivalent Upper Case character. Return the result as a vector unsigned char.

processor	Latency	Throughput
power8	8-17	1/cycle
power9	9-18	1/cycle

Parameters

vec_str	vector of 16 ASCII characters

Returns

vector char converted to upper case.

7.2.4.20 static vui8_t vec_vmrgeb (vui8_t vra, vui8_t vrb) [inline], [static]

Vector Merge Even Bytes.

Merge the even byte elements from the concatenation of 2 x vectors (vra and vrb).

Note

This function implements the operation of a Vector Merge Even Bytes instruction, if the PowerISA included such an instruction. This implementation is NOT Endian sensitive and the function is stable across BE/LE implementations. Using Big Endian element numbering:

- res[0] = vra[0];
- res[1] = vrb[0];
- res[2] = vra[2];
- res[3] = vrb[2];
- res[4] = vra[4];
- res[5] = vrb[4];
- res[6] = vra[6];
- res[7] = vrb[6];
- res[8] = vra[8];
- res[9] = vrb[8];
- res[10] = vra[10];
- res[11] = vrb[10];
- res[12] = vra[12];
- res[13] = vrb[12];
- res[14] = vra[14];
- res[15] = vrb[14];

processor	Latency	Throughput
power8	2-13	2/cycle
power9	3-14	2/cycle

Parameters

		128-bit vector unsigned char.
	vrb	128-bit vector unsigned char.

Returns

A vector merge from only the even bytes of vra and vrb.

7.2.4.21 static vui8_t vec_vmrgob (vui8_t vra, vui8_t vrb) [inline], [static]

Vector Merge Odd Byte.

Merge the odd byte elements from the concatenation of 2 x vectors (vra and vrb).

Note

This function implements the operation of a Vector Merge Odd Bytes instruction, if the PowerISA included such an instruction. This implementation is NOT Endian sensitive and the function is stable across BE/LE implementations. Using Big Endian element numbering:

• res[0] = vra[1];

```
• res[1] = vrb[1];
```

- res[2] = vra[3];
- res[3] = vrb[3];
- res[4] = vra[5];
- res[5] = vrb[5];
- res[6] = vra[7];
- res[7] = vrb[7];
- res[8] = vra[9];
- res[9] = vrb[9];
- res[10] = vra[11];
- res[11] = vrb[11];
- res[12] = vra[13];
- res[13] = vrb[13];
- res[14] = vra[15];
- res[15] = vrb[15];

processor	Latency	Throughput
power8	2-13	2/cycle
power9	3-14	2/cycle

Parameters

vra	128-bit vector unsigned char.
vrb	128-bit vector unsigned char.

Returns

A vector merge from only the odd bytes of vra and vrb.

7.3 src/vec_common_ppc.h File Reference

Common definitions and typedef used by the collection of Power Vector Library (pveclib) headers.

```
#include <stdint.h>
#include <altivec.h>
```

Classes

• union ___VEC_U_128

Union used to transfer 128-bit data between vector and non-vector types.

Macros

```
    #define CONST_VINT64_DW(__dw0, __dw1) {__dw1, __dw0}

     Arrange elements of dword initializer in high->low order.
#define CONST_VINT128_DW(__dw0, __dw1) (vui64_t){__dw1, __dw0}
     Initializer for 128-bits vector, as two unsigned long long elements in high->low order. May require an explicit cast.
#define CONST_VINT128_DW128(__dw0, __dw1) (vui128_t)((vui64_t){__dw1, __dw0})
     A vector unsigned __int128 initializer, as two unsigned long long elements in high->low order.

    #define CONST_VINT128_W(_w0, _w1, _w2, _w3) (vui32_t){_w3, _w2, _w1, _w0}

     Arrange word elements of a unsigned int initializer in high->low order. May require an explicit cast.

    #define CONST_VINT32_W(__w0, __w1, __w2, __w3) {_w3, __w2, __w1, __w0}

     Arrange elements of word initializer in high->low order.

    #define CONST_VINT128_H(_hw0, __hw1, __hw2, __hw3, __hw4, __hw5, __hw6, __hw7) (vui16_t){_ ←

  hw7, __hw6, __hw5, __hw4, __hw3, __hw2, __hw1, __hw0}
     Arrange halfword elements of a unsigned int initializer in high->low order. May require an explicit cast.
• #define CONST_VINT16_H(__hw0, __hw1, __hw2, __hw3, __hw4, __hw5, __hw6, __hw7) {__hw7, __hw6,
  __hw5, __hw4, __hw3, __hw2, __hw1, hw0}
     Arrange elements of halfword initializer in high->low order.
• #define CONST VINT128 B( b0, b1, b2, b3, b4, b5, b6, b7, b8, b9, b10, b11, b12, b13,
  _b14, _b15) (vui8_t){_b15, _b14, _b13, _b12, _b11, _b10, _b9, _b8, _b7, _b6, _b5, _b4, _b3, _b2, _b1, _b0}
     Arrange byte elements of a unsigned int initializer in high->low order. May require an explicit cast.

    #define CONST_VINT8_B(_b0, _b1, _b2, _b3, _b4, _b5, _b6, _b7, _b8, _b9, _b10, _b11, _b12, _b13, _b14,

  _b15) {_b15, _b14, _b13, _b12, _b11, _b10, _b9, _b8, _b7, _b6, _b5, _b4, _b3, _b2, _b1, _b0}
     Arrange elements of byte initializer in high->low order.

    #define VEC_DW_H 1

     Element index for high order dword.
• #define VEC_DW_L 0
     Element index for low order dword.
• #define VEC W H 3
     Element index for highest order word.

    #define VEC W L 0

     Element index for lowest order word.
• #define VEC WE 03
     Element index for vector splat word 0.

    #define VEC WE 1 2

     Element index for vector splat word 1.
• #define VEC_WE_2 1
     Element index for vector splat word 2.

    #define VEC_WE_3 0

     Element index for vector splat word 3.

    #define VEC HW H 7

     Element index for highest order hword.
• #define VEC HW L 0
     Element index for lowest order hword.

    #define VEC_BYTE_L 0

     Element index for lowest order byte.
• #define VEC BYTE L DWH 8
     Element index for lowest order byte of the high dword.

    #define VEC BYTE L DWL 0

     Element index for lowest order byte of the low dword.

    #define VEC_BYTE_H 15

     Element index for highest order byte.

    #define VEC BYTE HHW 14
```

Element index for second lowest order byte.

Typedefs

```
• typedef __vector unsigned char vui8_t
      vector of 8-bit unsigned char elements.

    typedef __vector unsigned short vui16_t

      vector of 16-bit unsigned short elements.

    typedef vector unsigned int vui32 t

      vector of 32-bit unsigned int elements.

    typedef __vector unsigned long long vui64_t

      vector of 64-bit unsigned long long elements.
• typedef __vector signed char vi8_t
      vector of 8-bit signed char elements.

    typedef __vector short vi16_t

      vector of 16-bit signed short elements.
• typedef __vector int vi32_t
      vector of 32-bit signed int elements.

    typedef __vector long long vi64_t

      vector of 64-bit signed long long elements.

    typedef vector float vf32 t

      vector of 32-bit float elements.
• typedef __vector double vf64_t
      vector of 64-bit double elements.

    typedef __vector __bool char vb8_t

      vector of 8-bit bool char elements.

    typedef vector bool short vb16 t

      vector of 16-bit bool short elements.

    typedef __vector __bool int vb32_t

      vector of 32-bit bool int elements.

    typedef __vector __bool long long vb64_t

      vector of 64-bit bool long long elements.

    typedef vector int vi128 t

      vector of one 128-bit signed __int128 element.

    typedef __vector unsigned int vui128_t

      vector of one 128-bit unsigned __int128 element.
• typedef __vector __bool unsigned int vb128_t
      vector of 128-bit bool __int128 elements.
```

7.3.1 Detailed Description

Common definitions and typedef used by the collection of Power Vector Library (pveclib) headers.

This includes:

- Typedefs as short names of common vector types.
- Union used to transfer 128-bit data between vector and non-vector types.
- · Helper macros that make declaring constants and accessing elements a little easier.

7.3.2 Consistent vector type naming

Type names should be short, concise, and consistent. The ABI defines the vector types as extensions of the existing C Language types. So while *vector unsigned long long* is consistent it is neither short or concise. Pveclib uses the following naming convention for typedefs used in its operations, function prototypes, and internal variables.

- Starting with the v prefix for vector.
- · followed by one of the element classes:
 - i for signed integer.
 - ui for unsigned integer.
 - f for floating-point.
 - **b** for bool.
- followed by the element size in bits:
 - 8, 16, 32, 64, 128
- · Ending with the _t suffix signifying a typedef.

For example: vi32_t is a vector int, vui32_t is a vector unsigned int, vb32_t is a vector bool int, and vf32_t is vector float.

7.3.3 Transferring 128-bit types

The OpenPOWER ABI and the GCC compiler define a number of 128-bit scalar types that are not vector types:

- __int128 (a general purpose register pair)
- _Decimal128 (a floating-point even/odd register pair)
- __ibm128 (a floating-point register pair)
- __float128 (a vector register)

These are not cast nor assignment compatible with any vector type. However it may be useful to transfer to/from vector types for conversion or manipulation within an operation. For example:

- Conversions between __float128 and __int128, __ibm128, and _Decimal128 types.
- Conversions between vector BCD integers and __int128 and _Decimal128 types.
- Conversions between vector int128 and float128, ibm128, and Decimal128 types.

Here we use the __VEC_U_128 union to affect the transfer between the various types. We assume (fervently hope) that the compiler will recognize and optimize these as registers to registers transfers using the hardware instructions provided.

The vector to/from __float128 transfer should be the simplest as __float128 operations are defined over the vector register set. However __float128 types are defined in the PowerISA and OpenPOWER ABI, as scalars that just happens to use vector registers for parameter passing and operations. This distinction between scalars and vector prevents a direct cast between types. The __VEC_U_128 union is the simplest work around but in most cases no code should generated for this transfer. For example: vec_xfer_bin128_2_vui128t() and vec_xfer_vui128t_2_\top bin128().

Any vector to/from __int128 transfer requires a transfer between vector and general purpose registers. POWER8 (PowerISA 2.07B) added Move to/from Vector Scalar Register (mfvsr, mtvsr) instructions. Again the __VEC_U_128 union is used to effect the transfer and the compiler should leverage the move instructions in the generated code.

Any vector to/from __ibm128 or _Decimal128 requires a transfer between a pair of FPRs and a Vector Scalar Register (VSR). Technically this is transfer between the upper doubleword of two VSRs in the lower bank (VS← R0-31) and another VSR. POWER7 (PowerISA 2.06B) provides the Permute Doubleword Immediate (xxpermdi) instruction. Again the __VEC_U_128 union is used to effect the transfer and the compiler should leverage the Permute Doubleword Immediate instructions in the generate code. For example: vec_BCD2DFP() and vec_DF← P2BCD().

7.3.4 Endian and vector constants

Vector constants are often needed for: masking operations, range checks, permute selection, and radix conversion. Also compiler support for large integer and floating-point constants may be limited by the compiler. For example the GCC compilers support the (vector) __int128 type but do not directly support __int128 (39 digit) decimal constants. Another example is __float128 where the type and Q suffix constants are recent additions. In both cases we need to construct: large numeric constants, special values (infinity and NaN), masks for manipulating the sign bit and exponent bits. Often these values will be constructed from vectors of word or doubleword constants.

Note

GCC does not support expressing an integer constant of type __int128 for targets where long long integer is less than 128 bits wide. This applies to the PowerPC target as the long long type is reserved for 64-bit integers. This was verified in GCC 8.2,

GCC __float128 support for the PowerPC target began with GCC 6. In GCC 6 __float128 support is off by default and has to be explicitly enabled via the '-mfloat128' option. Starting with GCC 7, __float128 is enabled by default with VSX support.

Defining large constants for vectors is complicated by *little-endian* (LE) support as specified in the OpenPOWER ABI and as implemented in the compilers. Little-endian changes the effective vector element numbering and the order of constant elements in initializers. But the __int128 numerical order of magnitude or floating-point format does not change in registers. The high order bits are on the left and the low order bits are on the right.

So for example:

```
const vui32_t signmask = { 0x80000000, 0, 0, 0 };
const vui32_t expmask = { 0x7fff0000, 0, 0, 0 };
```

are correct sign and exponent masks for __float128 in big endian (BE) but would be incorrect for little endian (LE). To get correct results for both endians, one could code something like this:

```
#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__
  const vui32_t signmask = { 0, 0, 0, 0x80000000 };
  const vui32_t expmask = { 0, 0, 0, 0x7fff0000 };
#else
  const vui32_t signmask = { 0x80000000, 0, 0, 0 };
  const vui32_t expmask = { 0x7fff0000, 0, 0, 0 };
#endif
```

But this gets tedious after the first dozen times. Also this can be confusing because it does not appear to the match the floating-point format diagrams in the PowerISA. The sign-bit and the exponent are always on the left.

So this header provides endian sensitive macros that maintain consistent "magnitude" order. For example:

```
const vui32_t signmask = CONST_VINT128_W (0x80000000, 0, 0, 0);
const vui32_t expmask = CONST_VINT128_W (0x7fff0000, 0, 0, 0);
```

This is always correct in either endian.

Another example; the multiplicative inverse for __int128 10**32 is 211857340822306639531405861550393824741. The GCC compiler will not accept this constant in a vector __int128 initializer. The next best thing would be

Here we use the CONST_VINT128_DW128 macro to maintain magnitude order across endian. Again the high order bits are on the left and the low order bits are on the right.

See also

Endian problems with word operations General Endian Issues

7.4 src/vec_f128_ppc.h File Reference

Header package containing a collection of 128-bit SIMD operations over Quad-Precision floating point elements.

```
#include <vec_common_ppc.h>
#include <vec_int128_ppc.h>
#include <vec_f64_ppc.h>
```

Classes

• union __VF_128

Union used to transfer 128-bit data between vector and __float128 types.

Typedefs

```
• typedef vui128 t vf128 t
```

vector of 128-bit binary128 element. Same as __float128 for PPC.

typedef vf128_t __Float128

Define __Float128 if not defined by the compiler. Same as __float128 for PPC.

typedef vf128 t binary128

Define __binary128 if not defined by the compiler. Same as __float128 for PPC.

typedef vf128_t __float128

Define float128 if not defined by the compiler. Same as float128 for PPC.

typedef long double __IBM128

Define __IBM128 if not defined by the compiler. Same as old long double for PPC.

Functions

```
static vui8_t vec_xfer_bin128_2_vui8t (__binary128 f128)
```

Transfer function from a __binary128 scalar to a vector char.

static vui16_t vec_xfer_bin128_2_vui16t (__binary128 f128)

Transfer function from a __binary128 scalar to a vector short int.

static vui32_t vec_xfer_bin128_2_vui32t (__binary128 f128)

Transfer function from a __binary128 scalar to a vector int.

static vui64 t vec xfer bin128 2 vui64t (binary128 f128)

Transfer function from a __binary128 scalar to a vector long long int.

static vui128_t vec_xfer_bin128_2_vui128t (__binary128 f128)

Transfer function from a __binary128 scalar to a vector __int128.

static __binary128 vec_xfer_vui8t_2_bin128 (vui8_t f128)

Transfer a vector unsigned char to __binary128 scalar.

static __binary128 vec_xfer_vui16t_2_bin128 (vui16_t f128)

Transfer a vector unsigned short to __binary128 scalar.

static __binary128 vec_xfer_vui32t_2_bin128 (vui32_t f128)

Transfer a vector unsigned int to __binary128 scalar.

static binary128 vec xfer vui64t 2 bin128 (vui64 t f128)

Transfer a vector unsigned long long to __binary128 scalar.

static __binary128 vec_xfer_vui128t_2_bin128 (vui128_t f128)

Transfer a vector unsigned __int128 to __binary128 scalar.

```
    static __binary128 vec_absf128 (__binary128 f128)

      Clear the sign bit of float128 input and return the resulting positive float128 value.

    static int vec_all_isfinitef128 (__binary128 f128)

      Return true if the __float128 value is Finite (Not NaN nor Inf).

    static int vec all isinff128 ( binary128 f128)

      Return true if the float128 value is infinity.

    static int vec_all_isnanf128 (__binary128 f128)

      Return true if the float128 value is Not a Number (NaN).
• static int vec all isnormalf128 ( binary128 f128)
      Return true if the __float128 value is normal (Not NaN, Inf, denormal, or zero).
• static int vec_all_issubnormalf128 (__binary128 f128)
      Return true if the __float128 value is subnormal (denormal).

    static int vec_all_iszerof128 (__binary128 f128)

      Return true if the __float128 value is +-0.0.

    static __binary128 vec_copysignf128 (__binary128 f128x, __binary128 f128y)

      Copy the sign bit from f128y and merge with the magnitude from f128x. The merged result is returned as a __float128

    static __binary128 vec_const_huge_valf128 ()

      return a positive infinity.
static __binary128 vec_const_inff128 ()
      return a positive infinity.
• static __binary128 vec_const_nanf128 ()
      return a quiet NaN.

    static __binary128 vec_const_nansf128 ()

      return a signaling NaN.
• static vb128 t vec isfinitef128 ( binary128 f128)
      Return 128-bit vector boolean true if the __float128 value is Finite (Not NaN nor Inf).

    static int vec_isinf_signf128 (__binary128 f128)

      Return true (nonzero) value if the __float128 value is infinity. For infinity indicate the sign as +1 for positive infinity and
      -1 for negative infinity.

    static vb128 t vec isinff128 ( binary128 f128)

      Return a 128-bit vector boolean true if the __float128 value is infinity.
• static vb128_t vec_isnanf128 (__binary128 f128)
      Return 128-bit vector boolean true if the __float128 value is Not a Number (NaN).

    static vb128_t vec_isnormalf128 (__binary128 f128)

      Return 128-bit vector boolean true if the __float128 value is normal (Not NaN, Inf, denormal, or zero).

    static vb128_t vec_issubnormalf128 (__binary128 f128)

      Return 128-bit vector boolean true value, if the __float128 value is subnormal (denormal).
• static vb128 t vec iszerof128 ( binary128 f128)
      Return 128-bit vector boolean true value, if the value that is +-0.0.
static vb128_t vec_setb_qp (__binary128 f128)
      Vector Set Bool from Quadword Floating-point.
• static int vec signbitf128 ( binary128 f128)
      Return int boolean true if the __float128 value is negative (sign bit is '1').
```

7.4.1 Detailed Description

Header package containing a collection of 128-bit SIMD operations over Quad-Precision floating point elements.

PowerISA 3.0 added Quad-Precision floating point type and operations to the Vector-Scalar Extension (VSX) facility. The first hardware implementation is available in POWER9.

While all Quad-Precision operations are on 128-bit vector registers, they are defined as scalars in the PowerISA. The OpenPOWER ABI also treats the __float128 type as scalar that just happens to use vector registers for parameter passing and operations. As such no operations using __float128 (_Float128, or __ieee128) as parameter or return value are defined as vector built-ins in the ABI or altivec.h>.

Note

GCC 8.2 does document some built-ins, using the *scalar* prefix (scalar_extract_exp, scalar_extract_sig, scalar_test_data_class), that do accept the __ieee128 type. This work seems to be incomplete as scalar — exp_cmp_* for the __ieee128 type are not present. GCC 7.3 defines vector and scalar forms of the extract/insert_exp for float and double but not for __ieee128. These built-ins are not defined in GCC 6.4. See compiler documentation. These are useful operations and can be implement in a few vector logical instruction for earlier machines. So it seems reasonable to add these to pveclib for both vector and scalar forms.

Quad-Precision is not supported in hardware until POWER9. However the compiler and runtime supports the ___ to float 128 type and arithmetic operations via soft-float emulation for earlier processors. The soft-float implementation follows the ABI and passes __float 128 parameters and return values in vector registers.

So it is not unreasonable for this header to provide vector forms of the __float128 classification functions (isnormal/subnormal/finite/inf/nan/zero, copysign, and abs). These functions can be implemented directly using (one or more) POWER9 instructions, or a few vector logical and integer compare instructions for POWER7/8. Each is comfortably small enough to be in-lined and inherently faster than the equivalent POSIX or compiler built-in runtime functions. Performing these operations in-line and directly in vector registers (VRs) avoids call/return and VR <-> GPR transfer overhead.

Note

The compiler disables associated <altivec.h> built-ins if the **mcpu** target does not enable the specific instruction. For example if you compile with **-mcpu=power8**, Quad-Precision floating-point operations useful for floating point classification are not defined. This header provides the appropriate substitutions, will generate the minimum code, appropriate for the target, and produce correct results.

Most ppc64le compilers will default to **-mcpu=**power8 if **-mcpu** is not specified.

This header covers operations that are any of the following:

- Implemented in hardware instructions in newer processors, but useful to programmers on slightly older processors (even if the equivalent function requires more instructions).
- Defined in the OpenPOWER ABI but *not* yet defined in <altivec.h> provided by available compilers in common use. Examples include scalar_test_neg, scalar_test_data_class, etc.
- Providing special vector float tests for special conditions without generating extraneous floating-point exceptions. This is important for implementing __float128 forms of ISO C99 Math functions. Examples include vector isnan, isinf, etc.
- Commonly used operations, not covered by the ABI or <altivec.h>, and require multiple instructions or are not obvious.

7.4.2 Examples

For example: using the classification functions for implementing the math library function sine and cosine. The Posix specification requires that special input values are processed without raising extraneous floating point exceptions and return specific floating point values in response. For example the sin() function.

- If the input value is NaN then return a NaN.
- If the input value is +-0.0 then return value.
- If the input value is subnormal then return value.
- If the input value is +-Inf then return a NaN.
- · Otherwise compute and return sin(value).

The following code example uses functions from this header to address the POSIX requirements for special values input to sinf128():

```
__binary128
test_sinf128 (__binary128 value)
{
    __binary128 result;

    if (vec_all_isnormalf128 (value))
        {
            // body of taylor series.
            ...
        }
    else
        {
            if (vec_all_isinff128 (value))
               result = vec_const_nanf128 ();
            else
               result = value;
        }
    return result;
}
```

For another example the cos() function.

- If the input value is NaN then return a NaN.
- If the input value is +-0.0 then return 1.0.
- If the input value is +-Inf then return a NaN.
- · Otherwise compute and return cos(value).

The following code example uses functions from this header to address the Posix requirements for special values input to cosf128():

```
__binary128
test_cosf128 (__binary128 value)
{
    __binary128 result;

    if (vec_all_isfinitef128 (value))
        result = 1.00;
    else
        {
             // body of taylor series ...
        }
    }
else
    {
        if (vec_all_isinff128 (value))
            result = vec_const_nanf128 ();
        else
            result = value;
    }
    return result;
}
```

Neither example raises floating point exceptions or sets errno, as appropriate for a vector math library.

7.4.3 Performance data

High level performance estimates are provided as an aid to function selection when evaluating algorithms. For background on how *Latency* and *Throughput* are derived see: Performance data.

7.4.4 Function Documentation

```
7.4.4.1 static __binary128 vec_absf128( __binary128 f128) [inline], [static]
```

Clear the sign bit of float128 input and return the resulting positive float128 value.

processor	Latency	Throughput
power8	2-11	2/cycle
power9	2	4/cycle

Parameters

f128	a_	_float128 value containing a signed value.
------	----	--

Returns

a __float128 value with magnitude from f128 and a positive sign of f128.

7.4.4.2 static int vec_all_isfinitef128 (__binary128 f128) [inline], [static]

Return true if the __float128 value is Finite (Not NaN nor Inf).

A IEEE Binary128 finite value has an exponent between 0x0000 and 0x7ffe (a 0x7fff indicates NaN or Inf). The significand can be any value. Using the !vec_all_eq compare conditional verify this condition and avoids a vector -> GPR transfer for platforms before PowerISA-2.07. The sign bit is ignored.

processor	Latency	Throughput
power8	4-20	2/cycle
power9	3	2/cycle

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal __float128 compare can.

f128	a_	_float128 value in vector.

Returns

an int containing 0 or 1.

7.4.4.3 static int vec_all_isinff128 (__binary128 f128) [inline], [static]

Return true if the __float128 value is infinity.

A IEEE Binary128 infinity has a exponent of 0x7fff and significand of all zeros. Using the vec_all_eq compare conditional verifies both conditions and avoids a vector -> GPR transfer for platforms before PowerISA-2.07.

processor	Latency	Throughput
power8	4-20	2/cycle
power9	3	2/cycle

Note

This function will not raise VXSNAN or VXVC (FE INVALID) exceptions. A normal float128 compare can.

Parameters

	f128	a_	_float128 value in vector.
--	------	----	----------------------------

Returns

an int containing 0 or 1.

7.4.4.4 static int vec_all_isnanf128 (__binary128 f128) [inline], [static]

Return true if the __float128 value is Not a Number (NaN).

A IEEE Binary128 NaN has a exponent of 0x7fff and nonzero significand. Using the combined vec_all_eq / vec_ \leftarrow any_gt compare conditional verify both conditions and avoids a vector -> GPR transfer for platforms before Power \leftarrow ISA-2.07. The sign bit is ignored.

processor	Latency	Throughput
power8	6-29	1/cycle
power9	3	2/cycle

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal __float128 compare can.

f128	а	float128 value in vector.

Returns

an int containing 0 or 1.

7.4.4.5 static int vec_all_isnormalf128 (__binary128 f128) [inline], [static]

Return true if the float128 value is normal (Not NaN, Inf, denormal, or zero).

A IEEE Binary128 normal value has an exponent between 0x0001 and 0x7ffe (a 0x7fff indicates NaN or Inf). The significand can be any value (expect 0 if the exponent is zero). Using the combined vec_all_ne compares conditional verify both conditions and avoids a vector -> GPR transfer for platforms before PowerISA-2.07. The sign bit is ignored.

proces	sor	Latency	Throughput
pov	ver8	4-29	1/cycle
pov	ver9	3	2/cycle

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal __float128 compare can.

Parameters

f128	a_	_float128 value in vector.
------	----	----------------------------

Returns

an int containing 0 or 1.

7.4.4.6 static int vec_all_issubnormalf128 (__binary128 f128) [inline], [static]

Return true if the __float128 value is subnormal (denormal).

A IEEE Binary128 subnormal has an exponent of 0x0000 and a nonzero significand. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal __float128 compare can.

processor	Latency	Throughput
power8	8-29	1/cycle
power9	3	2/cycle

f128	a vector of _	_binary128 values.

Returns

a boolean int, true if the __float128 value is subnormal.

7.4.4.7 static int vec_all_iszerof128 (__binary128 f128) [inline], [static]

Return true if the __float128 value is +-0.0.

A IEEE Binary128 zero has an exponent of 0x0000 and a zero significand. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE INVALID) exceptions. A normal float128 compare can.

processor	Latency	Throughput
power8	4-20	1/cycle
power9	3	2/cycle

Parameters

f128	a vector of	binary64 values.
------	-------------	------------------

Returns

a boolean int, true if the __float128 value is +/- zero.

7.4.4.8 static __binary128 vec_const_huge_valf128() [inline],[static]

return a positive infinity.

Returns

const __float128 positive infinity.

7.4.4.9 static __binary128 vec_const_inff128() [inline],[static]

return a positive infinity.

Returns

a const __float128 positive infinity.

7.4.4.10 static __binary128 vec_const_nanf128() [inline], [static]

return a quiet NaN.

Returns

a const float128 quiet NaN.

7.4.4.11 static __binary128 vec_const_nansf128() [inline], [static]

return a signaling NaN.

Returns

a const __float128 signaling NaN.

7.4.4.12 static __binary128 vec_copysignf128 (__binary128 f128x, __binary128 f128y) [inline], [static]

Copy the sign bit from f128y and merge with the magnitude from f128x. The merged result is returned as a $_\leftarrow$ float128 value.

processor	Latency	Throughput
power8	2-11	2/cycle
power9	2	4/cycle

Parameters

f128x	afloat128 value containing the magnitude.
f128y	afloat128 value containing the sign bit.

Returns

a __float128 value with magnitude from f128x and the sign of f128y.

7.4.4.13 static vb128_t vec_isfinitef128(__binary128 f128) [inline], [static]

Return 128-bit vector boolean true if the __float128 value is Finite (Not NaN nor Inf).

A IEEE Binary128 finite value has an exponent between 0x0000 and 0x7ffe (a 0x7fff indicates NaN or Inf). The significand can be any value. Using the vec_cmpeq conditional to generate the predicate mask for NaN / Inf and then invert this for the finite condition. The sign bit is ignored.

	processor	Latency	Throughput
Γ	power8	8-17	2/cycle
	power9	6	2/cycle

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal __float128 compare can.

Parameters

8 afloat128 value in vector.	f128
------------------------------	------

Returns

a vector boolean containing all 0s or 1s.

```
7.4.4.14 static int vec_isinf_signf128(__binary128 f128) [inline], [static]
```

Return true (nonzero) value if the __float128 value is infinity. For infinity indicate the sign as +1 for positive infinity and -1 for negative infinity.

A IEEE Binary128 infinity has a exponent of 0x7fff and significand of all zeros. Using the vec_all_eq compare conditional verifies both conditions. A subsequent vec_any_gt checks the sign bit and set the result appropriately. The sign bit is ignored.

This sequence avoids a vector -> GPR transfer for platforms before PowerISA-2.07.

processor	Latency	Throughput
power8	12-32	1/cycle
power9	3-12	2/cycle

Note

This function will not raise VXSNAN or VXVC (FE INVALID) exceptions. A normal float128 compare can.

Parameters

f128	a_	_float128 value in vector.
------	----	----------------------------

Returns

an int containing 0 if not infinity and +1/-1 otherwise.

7.4.4.15 static vb128_t vec_isinff128 (__binary128 f128) [inline], [static]

Return a 128-bit vector boolean true if the __float128 value is infinity.

A IEEE Binary128 infinity has a exponent of 0x7fff and significand of all zeros. The sign bit is ignored.

processor	Latency	Throughput
power8	8-17	2/cycle
power9	6	2/cycle

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal __float128 compare can.

Parameters

f128	a_	_float128 value in vector.
------	----	----------------------------

Returns

a vector boolean containing all 0s or 1s..

7.4.4.16 static vb128_t vec_isnanf128 (__binary128 f128) [inline], [static]

Return 128-bit vector boolean true if the __float128 value is Not a Number (NaN).

A IEEE Binary128 NaN has a exponent of 0x7fff and nonzero significand. This requires a combination of verifying the exponent and that any bit of the significand is nonzero. Using the combined vec_all_eq / vec_any_gt compare conditional verify both conditions before negating the result from zero to all ones.. The sign bit is ignored.

processor	Latency	Throughput
power8	10-19	1/cycle
power9	6	2/cycle

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal __float128 compare can.

Parameters

f128	a_	_float128 value in vector.
------	----	----------------------------

Returns

a vector boolean containing all 0s or 1s.

7.4.4.17 static vb128_t vec_isnormalf128(__binary128 f128) [inline], [static]

Return 128-bit vector boolean true if the __float128 value is normal (Not NaN, Inf, denormal, or zero).

A IEEE Binary128 normal value has an exponent between 0x0001 and 0x7ffe (a 0x7fff indicates NaN or Inf). The significand can be any value (expect 0 if the exponent is zero). The sign bit is ignored.

processor	Latency	Throughput	
power8	10-19	2/cycle	
power9	6	2/cycle	

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal __float128 compare can.

Parameters

f128	a_	_float128 value in vector.
------	----	----------------------------

Returns

a vector boolean containing all 0s or 1s.

```
7.4.4.18 static vb128_t vec_issubnormalf128( __binary128 f128 ) [inline], [static]
```

Return 128-bit vector boolean true value, if the __float128 value is subnormal (denormal).

A IEEE Binary128 subnormal has an exponent of 0x0000 and a nonzero significand. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal __float128 compare can.

processor	Latency	Throughput
power8	16-25	1/cycle
power9	6	1/cycle

Parameters

f128	3	a vector of _	_binary64 values.

Returns

a vector boolean long long, each containing all 0s(false) or 1s(true).

7.4.4.19 static vb128_t vec_iszerof128 (__binary128 f128) [inline], [static]

Return 128-bit vector boolean true value, if the value that is +-0.0.

A IEEE Binary64 zero has an exponent of 0x000 and a zero significand. The sign bit is ignored.

Note

processor	Latency	Throughput
power8	8-17	2/cycle
power9	6	2/cycle

f128	a vector of _	_binary32 values.
------	---------------	-------------------

Returns

a vector boolean int, each containing all 0s(false) or 1s(true).

```
7.4.4.20 static vb128_t vec_setb_qp(__binary128 f128) [inline], [static]
```

Vector Set Bool from Quadword Floating-point.

If the quadword's sign bit is '1' then return a vector bool __int128 that is all '1's. Otherwise return all '0's.

processor	Latency	Throughput
power8	4 - 6	2/cycle
power9	6	2/cycle

Parameters

f128	3	a 128-bit vector treated a signedint128.
------	---	--

Returns

a 128-bit vector bool of all '1's if the sign bit is '1'. Otherwise all '0's.

```
7.4.4.21 static int vec_signbitf128 ( __binary128 f128 ) [inline], [static]
```

Return int boolean true if the __float128 value is negative (sign bit is '1').

Anding with a signmask and then vec_all_eq compare with that mask generates the boolean of the sign bit.

processor	Latency	Throughput
power8	4-20	2/cycle
power9	3	2/cycle

Parameters

f128	a_	_float128 value in vector.
------	----	----------------------------

Returns

a int boolean indicating the sign bit.

```
7.4.4.22 static vui128_t vec_xfer_bin128_2_vui128t(__binary128 f128) [inline], [static]
```

Transfer function from a __binary128 scalar to a vector __int128.

The compiler does not allow direct transfer (assignment or type cast) between __binary128 (__float128) scalars and vector types. This despite the fact the ABI and ISA require __binary128 in vector registers (VRs).

Note

this function uses a union to effect the (logical) transfer. The compiler should not generate any code for this.

Parameters

```
f128 a __binary128 floating point scalar value.
```

Returns

The original value as a 128-bit vector __int128.

```
7.4.4.23 static vui16_t vec_xfer_bin128_2_vui16t( __binary128 f128 ) [inline], [static]
```

Transfer function from a binary128 scalar to a vector short int.

The compiler does not allow direct transfer (assignment or type cast) between __binary128 (__float128) scalars and vector types. This despite the fact the ABI and ISA require __binary128 in vector registers (VRs).

Note

this function uses a union to effect the (logical) transfer. The compiler should not generate any code for this.

Parameters

```
f128 a __binary128 floating point scalar value.
```

Returns

The original value as a 128-bit vector short int.

```
7.4.4.24 static vui32_t vec_xfer_bin128_2_vui32t(__binary128 f128) [inline], [static]
```

Transfer function from a __binary128 scalar to a vector int.

The compiler does not allow direct transfer (assignment or type cast) between __binary128 (__float128) scalars and vector types. This despite the fact the ABI and ISA require __binary128 in vector registers (VRs).

Note

this function uses a union to effect the (logical) transfer. The compiler should not generate any code for this.

f128	abinary128 floating point scalar value.
------	---

Returns

The original value as a 128-bit vector int.

```
7.4.4.25 static vui64_t vec_xfer_bin128_2_vui64t(__binary128 f128) [inline], [static]
```

Transfer function from a __binary128 scalar to a vector long long int.

The compiler does not allow direct transfer (assignment or type cast) between __binary128 (__float128) scalars and vector types. This despite the fact the ABI and ISA require __binary128 in vector registers (VRs).

Note

this function uses a union to effect the (logical) transfer. The compiler should not generate any code for this.

Parameters

f128	a _	_binary128 floating point scalar value.
------	-----	---

Returns

The original value as a 128-bit vector long long int.

```
7.4.4.26 static vui8_t vec_xfer_bin128_2_vui8t( __binary128 f128 ) [inline], [static]
```

Transfer function from a __binary128 scalar to a vector char.

The compiler does not allow direct transfer (assignment or type cast) between __binary128 (__float128) scalars and vector types. This despite the fact the ABI and ISA require __binary128 in vector registers (VRs).

Note

this function uses a union to effect the (logical) transfer. The compiler should not generate any code for this.

Parameters

f128	a_	_binary128 floating point scalar value.
------	----	---

Returns

The original value as a 128-bit vector char.

```
7.4.4.27 static __binary128 vec_xfer_vui128t_2_bin128 ( vui128_t #128 ) [inline], [static]
```

Transfer a vector unsigned __int128 to __binary128 scalar.

The compiler does not allow direct transfer (assignment or type cast) between __binary128 (__float128) scalars and vector types. This despite the fact the ABI and ISA require __binary128 in vector registers (VRs).

Note

this function uses a union to effect the (logical) transfer. The compiler should not generate any code for this.

Parameters

```
f128 a vector unsigned __int128 value.
```

Returns

The original value returned as a __binary128 scalar.

```
7.4.4.28 static __binary128 vec_xfer_vui16t_2_bin128 ( vui16_t f128 ) [inline], [static]
```

Transfer a vector unsigned short to binary128 scalar.

The compiler does not allow direct transfer (assignment or type cast) between __binary128 (__float128) scalars and vector types. This despite the fact the ABI and ISA require __binary128 in vector registers (VRs).

Note

this function uses a union to effect the (logical) transfer. The compiler should not generate any code for this.

Parameters

f128	a vector unsigned short value.
------	--------------------------------

Returns

The original value returned as a __binary128 scalar.

```
7.4.4.29 static __binary128 vec_xfer_vui32t_2_bin128 ( vui32_t f128 ) [inline], [static]
```

Transfer a vector unsigned int to __binary128 scalar.

The compiler does not allow direct transfer (assignment or type cast) between __binary128 (__float128) scalars and vector types. This despite the fact the ABI and ISA require __binary128 in vector registers (VRs).

Note

this function uses a union to effect the (logical) transfer. The compiler should not generate any code for this.

f128	a vector unsigned int value.
------	------------------------------

Returns

The original value returned as a __binary128 scalar.

```
7.4.4.30 static __binary128 vec_xfer_vui64t_2_bin128 ( vui64_t f128 ) [inline], [static]
```

Transfer a vector unsigned long long to __binary128 scalar.

The compiler does not allow direct transfer (assignment or type cast) between __binary128 (__float128) scalars and vector types. This despite the fact the ABI and ISA require __binary128 in vector registers (VRs).

Note

this function uses a union to effect the (logical) transfer. The compiler should not generate any code for this.

Parameters

f128	a vector unsigned long long value.
------	------------------------------------

Returns

The original value returned as a __binary128 scalar.

```
7.4.4.31 static __binary128 vec_xfer_vui8t_2_bin128 ( vui8_t f128 ) [inline], [static]
```

Transfer a vector unsigned char to __binary128 scalar.

The compiler does not allow direct transfer (assignment or type cast) between __binary128 (__float128) scalars and vector types. This despite the fact the ABI and ISA require __binary128 in vector registers (VRs).

Note

this function uses a union to effect the (logical) transfer. The compiler should not generate any code for this.

Parameters

f128	a vector unsigned char value.
------	-------------------------------

Returns

The original value returned as a __binary128 scalar.

7.5 src/vec_f32_ppc.h File Reference

Header package containing a collection of 128-bit SIMD operations over 4x32-bit floating point elements.

```
#include <vec_common_ppc.h>
```

Typedefs

typedef vf32 t vbinary32

typedef __vbinary32 to vector of 4 xfloat elements.

Functions

static vf32 t vec absf32 (vf32 t vf32x)

Vector float absolute value.

• static int vec all isfinitef32 (vf32 t vf32)

Return true if all 4x32-bit vector float values are Finite (Not NaN nor Inf).

static int vec_all_isinff32 (vf32_t vf32)

Return true if all 4x32-bit vector float values are infinity.

static int vec_all_isnanf32 (vf32_t vf32)

Return true if all of 4x32-bit vector float values are NaN.

static int vec_all_isnormalf32 (vf32_t vf32)

Return true if all of 4x32-bit vector float values are normal (Not NaN, Inf, denormal, or zero).

static int vec_all_issubnormalf32 (vf32_t vf32)

Return true if all of 4x32-bit vector float values is subnormal (denormal).

static int vec_all_iszerof32 (vf32_t vf32)

Return true if all of 4x32-bit vector float values are +-0.0.

• static int vec_any_isfinitef32 (vf32_t vf32)

Return true if any 4x32-bit vector float values are Finite (Not NaN nor Inf).

• static int vec_any_isinff32 (vf32_t vf32)

Return true if any 4x32-bit vector float values are infinity.

• static int vec_any_isnanf32 (vf32_t vf32)

Return true if any of 4x32-bit vector float values are NaN.

static int vec_any_isnormalf32 (vf32_t vf32)

Return true if any of 4x32-bit vector float values are normal (Not NaN, Inf, denormal, or zero).

static int vec_any_issubnormalf32 (vf32_t vf32)

Return true if any of 4x32-bit vector float values is subnormal (denormal).

• static int vec_any_iszerof32 (vf32_t vf32)

Return true if any of 4x32-bit vector float values are +-0.0.

static vf32_t vec_copysignf32 (vf32_t vf32x, vf32_t vf32y)

Copy the sign bit from vf32y merged with magnitude from vf32x and return the resulting vector float values.

• static vb32 t vec isfinitef32 (vf32 t vf32)

Return 4x32-bit vector boolean true values for each float element that is Finite (Not NaN nor Inf).

static vb32_t vec_isinff32 (vf32_t vf32)

Return 4x32-bit vector boolean true values for each float, if infinity.

static vb32_t vec_isnanf32 (vf32_t vf32)

Return 4x32-bit vector boolean true values, for each float NaN value.

• static vb32 t vec isnormalf32 (vf32 t vf32)

Return 4x32-bit vector boolean true values, for each float value, if normal (Not NaN, Inf, denormal, or zero).

• static vb32_t vec_issubnormalf32 (vf32_t vf32)

Return 4x32-bit vector boolean true values, for each float value that is subnormal (denormal).

static vb32_t vec_iszerof32 (vf32_t vf32)

Return 4x32-bit vector boolean true values, for each float value that is +-0.0.

7.5.1 Detailed Description

Header package containing a collection of 128-bit SIMD operations over 4x32-bit floating point elements.

Most vector float (32-bit float) operations are implemented with PowerISA VMX instructions either defined by the original VMX (a.k.a. Altivec) or added to later versions of the PowerISA. POWER8 added the Vector Scalar Extended (VSX) with access to additional vector registers (64 total) and operations. Most of these operations (compiler builtins, or intrinsics) are defined in altivec.h and described in the compiler documentation.

Note

The compiler disables associated <altivec.h> built-ins if the **mcpu** target does not enable the specific instruction. For example if you compile with **-mcpu=power7**, some of the wordwise pack, unpack and merge operations useful for conversions are not defined and the equivalent vec_perm and permute control must be used instead. This header will provide the appropriate substitutions, will generate the minimum code, appropriate for the target, and produce correct results.

Most ppc64le compilers will default to -mcpu=power8 if not specified.

Most of these operations are implemented in a single instruction on newer (POWER8/POWER9) processors. This header serves to fill in functional gaps for older (POWER7, POWER8) processors and provides an inline assembler implementation for older compilers that do not provide the built-ins.

POWER9 adds useful vector float operations, including: test data class, extract exponent, extract significand, and insert exponent. These operations are common in math library implementations.

Note

GCC 7.3 defines vector forms of the test data class, extract significand, and extract/insert_exp for float and double. These built-ins are not defined in GCC 6.4. See compiler documentation. These are useful operations and can be implement in a few vector logical instruction for earlier machines.

So it is reasonable for this header to provide vector forms of the floating point classification functions (isnormal/subnormal/finite/inf/nan/zero, etc.). These functions can be implemented directly using (one or more) POWER9 instructions, or a few vector logical and integer compare instructions for POWER7/8. Each is comfortably small enough to be in-lined and inherently faster than the equivalent POSIX or compiler built-in runtime scalar functions.

This header covers operations that are any of the following:

- Implemented in hardware instructions in newer processors, but useful to programmers on slightly older processors (even if the equivalent function requires more instructions). Examples include the floating point test data class, extract exponent, extract significand, and insert exponent operations.
- Defined in the OpenPOWER ABI but *not* yet defined in <altivec.h> provided by available compilers in common use. Examples include vector float even/odd.
- Providing special vector float tests for special conditions without generating extraneous floating-point exceptions. This is important for implementing vectorized forms of ISO C99 Math functions.
- Commonly used operations, not covered by the ABI or <altivec.h>, and require multiple instructions or are not obvious.

7.5.2 Examples

For example: using the the classification functions for implementing the math library function sine and cosine. The POSIX specification requires that special input values are processed without raising extraneous floating point exceptions and return specific floating point values in response. For example the sin() function.

- If the input value is NaN then return a NaN.
- If the input value is +-0.0 then return value.
- If the input value is subnormal then return value.
- If the input value is +-Inf then return a NaN.
- Otherwise compute and return sin(value).

The following code example uses functions from this header to address the POSIX requirements for special values input to for a vectorized sinf():

```
vf32 +
test_vec_sinf32 (vf32_t value)
 const vf32_t vec_f0 = { 0.0, 0.0, 0.0, 0.0 };
  const vui32_t vec_f32_qnan =
    { 0x7f800001, 0x7fc00000, 0x7fc00000, 0x7fc00000 };
  vf32_t result;
  vb32_t normmask, infmask;
  normmask = vec_isnormalf32 (value);
  if (vec_any_isnormalf32 (value))
      // replace non-normal input values with safe values.
      vf32_t safeval = vec_sel (vec_f0, value, normmask);
      // body of vec\_sin(safeval) computation elided for this example.
   result = value;
  // merge non-normal input values back into result
  result = vec_sel (value, result, normmask);
 // Inf input value elements return quiet-nan
infmask = vec_isinff32 (value);
  result = vec_sel (result, (vf32_t) vec_f32_qnan, infmask);
  return result;
```

The code generated for this fragment runs between 24 (-mcpu=power9) and 40 (-mcpu=power8) instructions. The normal execution path is 14 to 25 instructions respectively.

Another example the cos() function.

- If the input value is NaN then return a NaN.
- If the input value is +-0.0 then return 1.0.
- If the input value is +-Inf then return a NaN.
- · Otherwise compute and return cos(value).

The following code example uses functions from this header to address the POSIX requirements for special values input to vectorized cosf():

```
vf32_t
test_vec_cosf32 (vf32_t value)
  vf32_t result;
  const vf32_t vec_f0 = { 0.0, 0.0, 0.0, 0.0 };
const vf32_t vec_f1 = { 1.0, 1.0, 1.0, 1.0 };
  const vui32_t vec_f32_qnan =
     { 0x7f800001, 0x7fc00000, 0x7fc00000, 0x7fc00000 };
  vb32_t finitemask, infmask, zeromask;
  finitemask = vec_isfinitef32 (value);
  if (vec_any_isfinitef32 (value))
       // replace non-finite input values with safe values
       vf32_t safeval = vec_sel (vec_f0, value, finitemask);
       // body of vec\_sin(safeval) computation elided for this example
  else
    result = value;
  // merge non-finite input values back into result
  result = vec_sel (value, result, finitemask);
  // Set +-0.0 input elements to exactly 1.0 in result zeromask = vec_iszerof32 (value); result = vec_sel (result, vec_f1, zeromask); // Set Inf input elements to quiet-nan in result
  infmask = vec_isinff32 (value);
  result = vec_sel (result, (vf32_t) vec_f32_qnan, infmask);
  return result;
```

Neither example raises floating point exceptions or sets errno, as appropriate for a vector math library.

7.5.3 Performance data.

High level performance estimates are provided as an aid to function selection when evaluating algorithms. For background on how *Latency* and *Throughput* are derived see: Performance data.

7.5.4 Function Documentation

```
7.5.4.1 static vf32_t vec_absf32 ( vf32_t vf32x ) [inline], [static]
```

Vector float absolute value.

processor	Latency	Throughput
power8	6-7	2/cycle
power9	2	2/cycle

Parameters

vf32x	vector float values containing the magnitudes.
-------	--

Returns

vector absolute values of 4x float elements of vf32x.

7.5.4.2 static int vec_all_isfinitef32 (vf32_t vf32) [inline], [static]

Return true if all 4x32-bit vector float values are Finite (Not NaN nor Inf).

A IEEE Binary32 finite value has an exponent between 0x000 and 0x7f0 (a 0x7f8 indicates NaN or Inf). The significand can be any value. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE INVALID) exceptions. A normal float compare can.

processor	Latency	Throughput
power8	4-20	2/cycle
power9	6	1/cycle

Parameters

vf32	a vector of _	_binary32 values.
------	---------------	-------------------

Returns

an int containing 0 or 1.

7.5.4.3 static int vec_all_isinff32 (vf32_t vf32) [inline], [static]

Return true if all 4x32-bit vector float values are infinity.

A IEEE Binary32 infinity has a exponent of 0x7f8 and significand of all zeros. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.

processor	Latency	Throughput
power8	6-20	2/cycle
power9	6	1/cycle

Parameters

Returns

boolean int, true if all 4 float values are infinity

7.5.4.4 static int vec_all_isnanf32 (vf32_t $\it{vf32}$) [inline], [static]

Return true if all of 4x32-bit vector float values are NaN.

A IEEE Binary32 NaN value has an exponent between 0x7f8 and the significand is nonzero. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.

processor	Latency	Throughput
power8	6-20	2/cycle
power9	6	1/cycle

Parameters

vf32 a vector ofbinary33	2 values.
--------------------------	-----------

Returns

a boolean int, true if all of 4 vector float values are NaN.

7.5.4.5 static int vec_all_isnormalf32 (vf32_t vf32) [inline], [static]

Return true if all of 4x32-bit vector float values are normal (Not NaN, Inf, denormal, or zero).

A IEEE Binary32 normal value has an exponent between 0x008 and 0x7f (a 0x7f8 indicates NaN or Inf). The significand can be any value (expect 0 if the exponent is zero). The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.

processor	Latency	Throughput
power8	6-20	1/cycle
power9	6	1/cycle

Parameters

vf32	a vector of _	_binary32 values.
------	---------------	-------------------

Returns

a boolean int, true if all of 4 vector float values are normal.

7.5.4.6 static int vec_all_issubnormalf32 (vf32_t vf32) [inline], [static]

Return true if all of 4x32-bit vector float values is subnormal (denormal).

A IEEE Binary32 subnormal has an exponent of 0x000 and a nonzero significand. The sign bit is ignored.

Note

processor	Latency	Throughput
power8	10-30	1/cycle
power9	6	1/cycle

Parameters

vf32	a vector of _	_binary32 values.
------	---------------	-------------------

Returns

a boolean int, true if all of 4 vector float values are subnormal.

7.5.4.7 static int vec_all_iszerof32 (vf32_t vf32) [inline], [static]

Return true if all of 4x32-bit vector float values are +-0.0.

A IEEE Binary32 zero has an exponent of 0x000 and a zero significand. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE INVALID) exceptions. A normal float compare can.

processor	Latency	Throughput
power8	6-20	2/cycle
power9	6	1/cycle

Parameters

vf32	a vector of _	_binary32 values.

Returns

a boolean int, true if all of 4 vector float values are +/- zero.

7.5.4.8 static int vec_any_isfinitef32 (vf32_t vf32) [inline], [static]

Return true if any 4x32-bit vector float values are Finite (Not NaN nor Inf).

A IEEE Binary32 finite value has an exponent between 0x000 and 0x7f0 (a 0x7f8 indicates NaN or Inf). The significand can be any value. The sign bit is ignored.

Note

processor	Latency	Throughput
power8	4-20	2/cycle
power9	6	1/cycle

vf32 a vector ofbir	nary32 values.
---------------------	----------------

Returns

an int containing 0 or 1.

7.5.4.9 static int vec_any_isinff32 (vf32_t vf32) [inline], [static]

Return true if any 4x32-bit vector float values are infinity.

A IEEE Binary32 infinity has a exponent of 0x7f8 and significand of all zeros.

Note

This function will not raise VXSNAN or VXVC (FE INVALID) exceptions. A normal float compare can.

processor	Latency	Throughput
power8	6-20	2/cycle
power9	6	2/cycle

Parameters

vf32	a vector of _	_binary32 values.

Returns

boolean int, true if any of 4 float values are infinity

7.5.4.10 static int vec_any_isnanf32 (vf32_t vf32) [inline], [static]

Return true if any of 4x32-bit vector float values are NaN.

A IEEE Binary32 NaN value has an exponent between 0x7f8 and the significand is nonzero. The sign bit is ignored.

Note

processor	Latency	Throughput
power8	6-20	2/cycle
power9	6	2/cycle

Parameters

vf32	a vector of _	_binary32 values.
------	---------------	-------------------

Returns

a boolean int, true if any of 4 vector float values are NaN.

7.5.4.11 static int vec_any_isnormalf32 (vf32_t vf32) [inline], [static]

Return true if any of 4x32-bit vector float values are normal (Not NaN, Inf, denormal, or zero).

A IEEE Binary32 normal value has an exponent between 0x008 and 0x7f (a 0x7f8 indicates NaN or Inf). The significand can be any value (expect 0 if the exponent is zero). The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.

processor	Latency	Throughput
power8	10-24	1/cycle
power9	6	1/cycle

Parameters

-			
	vf32	a vector of _	_binary32 values.

Returns

a boolean int, true if any of 4 vector float values are normal.

7.5.4.12 static int vec_any_issubnormalf32 (vf32_t vf32) [inline], [static]

Return true if any of 4x32-bit vector float values is subnormal (denormal).

A IEEE Binary32 subnormal has an exponent of 0x000 and a nonzero significand. The sign bit is ignored.

Note

processor	Latency	Throughput
power8	10-18	1/cycle
power9	6	1/cycle

vf32	a vector of _	_binary32 values.
------	---------------	-------------------

Returns

if any of 4 vector float values are subnormal.

7.5.4.13 static int vec_any_iszerof32 (vf32_t vf32) [inline], [static]

Return true if any of 4x32-bit vector float values are +-0.0.

A IEEE Binary32 zero has an exponent of 0x000 and a zero significand. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE INVALID) exceptions. A normal float compare can.

processor	Latency	Throughput
power8	6-20	2/cycle
power9	6	1/cycle

Parameters

vf32	a vector of _	_binary32 values.

Returns

a boolean int, true if any of 4 vector float values are +/- zero.

7.5.4.14 static vf32_t vec_copysignf32 (vf32_t vf32x, vf32_t vf32y) [inline], [static]

Copy the sign bit from vf32y merged with magnitude from vf32x and return the resulting vector float values.

processor	Latency	Throughput
power8	6-7	2/cycle
power9	2	2/cycle

vf32x vector float values containing the magnitudes.
--

Parameters

vf32y	vector float values containing the sign bits.

Returns

vector float values with magnitude from vf32x and the sign of vf32y.

```
7.5.4.15 static vb32_t vec_isfinitef32 ( vf32_t vf32 ) [inline], [static]
```

Return 4x32-bit vector boolean true values for each float element that is Finite (Not NaN nor Inf).

A IEEE Binary32 finite value has an exponent between 0x000 and 0x7f0 (a 0x7f8 indicates NaN or Inf). The significand can be any value. Using the vec_cmpeq conditional to generate the predicate mask for NaN / Inf and then invert this for the finite condition. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE INVALID) exceptions. A normal float compare can.

processor	Latency	Throughput
power8	6-15	2/cycle
power9	5	2/cycle

Parameters

vf32	a vector of _	_binary32 values.

Returns

a vector boolean int, each containing all 0s(false) or 1s(true).

7.5.4.16 static vb32 t vec_isinff32 (vf32 t vf32) [inline], [static]

Return 4x32-bit vector boolean true values for each float, if infinity.

A IEEE Binary32 infinity has a exponent of 0x7f8 and significand of all zeros.

Note

processor	Latency	Throughput
power8	4-13	2/cycle
power9	3	2/cycle

vf32	a vector of _	_binary32 values.
------	---------------	-------------------

Returns

a vector boolean int, each containing all 0s(false) or 1s(true).

Return 4x32-bit vector boolean true values, for each float NaN value.

A IEEE Binary32 NaN value has an exponent between 0x7f8 and the significand is nonzero. The sign bit is ignored.

processor	Latency	Throughput
power8	4-13	2/cycle
power9	3	2/cycle

Parameters

vf32	a vector ofbinary32 values.
------	-----------------------------

Returns

a vector boolean int, each containing all 0s(false) or 1s(true).

```
7.5.4.18 static vb32_t vec_isnormalf32 ( vf32_t vf32 ) [inline], [static]
```

Return 4x32-bit vector boolean true values, for each float value, if normal (Not NaN, Inf, denormal, or zero).

A IEEE Binary32 normal value has an exponent between 0x008 and 0x7f (a 0x7f8 indicates NaN or Inf). The significand can be any value (expect 0 if the exponent is zero). The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.

processor	Latency	Throughput
power8	6-15	1/cycle
power9	5	1/cycle

vf32	a vector of _	_binary32 values.
------	---------------	-------------------

Returns

a vector boolean int, each containing all 0s(false) or 1s(true).

7.5.4.19 static vb32_t vec_issubnormalf32 (vf32_t vf32) [inline], [static]

Return 4x32-bit vector boolean true values, for each float value that is subnormal (denormal).

A IEEE Binary32 subnormal has an exponent of 0x000 and a nonzero significand. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE INVALID) exceptions. A normal float compare can.

processor	Latency	Throughput
power8	6-16	1/cycle
power9	3	1/cycle

Parameters

V	f32	a vector of _	_binary32 values.
---	-----	---------------	-------------------

Returns

a vector boolean int, each containing all 0s(false) or 1s(true).

7.5.4.20 static vb32 t vec_iszerof32 (vf32 t vf32) [inline], [static]

Return 4x32-bit vector boolean true values, for each float value that is +-0.0.

A IEEE Binary32 zero has an exponent of 0x000 and a zero significand. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal float compare can.

processor	Latency	Throughput
power8	4-13	2/cycle
power9	5	2/cycle

vf32 a vector of	binary32 values.
------------------	------------------

Returns

a vector boolean int, each containing all 0s(false) or 1s(true).

7.6 src/vec_f64_ppc.h File Reference

Header package containing a collection of 128-bit SIMD operations over 64-bit double-precision floating point elements.

```
#include <vec_common_ppc.h>
#include <vec_int64_ppc.h>
```

Functions

static vf64_t vec_absf64 (vf64_t vf64x)

Vector double absolute value.

· static int vec all isfinitef64 (vf64 t vf64)

Return true if all 2x64-bit vector double values are Finite (Not NaN nor Inf).

static int vec_all_isinff64 (vf64_t vf64)

Return true if all 2x64-bit vector double values are infinity.

static int vec all isnanf64 (vf64 t vf64)

Return true if all 2x64-bit vector double values are NaN.

static int vec_all_isnormalf64 (vf64_t vf64)

Return true if all 2x64-bit vector double values are normal (Not NaN, Inf, denormal, or zero).

static int vec_all_issubnormalf64 (vf64_t vf64)

Return true if all 2x64-bit vector double values are subnormal (denormal).

• static int vec_all_iszerof64 (vf64_t vf64)

Return true if all 2x64-bit vector double values are +-0.0.

static int vec_any_isfinitef64 (vf64_t vf64)

Return true if any of 2x64-bit vector double values are Finite (Not NaN nor Inf).

static int vec_any_isinff64 (vf64_t vf64)

Return true if any of 2x64-bit vector double values are infinity.

static int vec_any_isnanf64 (vf64_t vf64)

Return true if any of 2x64-bit vector double values are NaN.

static int vec_any_isnormalf64 (vf64_t vf64)

Return true if any of 2x64-bit vector double values are normal (Not NaN, Inf, denormal, or zero).

static int vec_any_issubnormalf64 (vf64_t vf64)

Return true if any of 2x64-bit vector double values is subnormal (denormal).

• static int vec_any_iszerof64 (vf64_t vf64)

Return true if any of 2x64-bit vector double values are +-0.0.

static vf64_t vec_copysignf64 (vf64_t vf64x, vf64_t vf64y)

Copy the sign bit from vf64y merged with magnitude from vf64x and return the resulting vector double values.

static vb64_t vec_isfinitef64 (vf64_t vf64)

Return 2x64-bit vector boolean true values for each double element that is Finite (Not NaN nor Inf).

static vb64_t vec_isinff64 (vf64_t vf64)

Return 2x64-bit vector boolean true values for each double, if infinity.

static vb64_t vec_isnanf64 (vf64_t vf64)

Return 2x64-bit vector boolean true values, for each double NaN value.

static vb64_t vec_isnormalf64 (vf64_t vf64)

Return 2x64-bit vector boolean true values, for each double value, if normal (Not NaN, Inf, denormal, or zero).

static vb64_t vec_issubnormalf64 (vf64_t vf64)

Return 2x64-bit vector boolean true values, for each double value that is subnormal (denormal).

static vb64_t vec_iszerof64 (vf64_t vf64)

Return 2x64-bit vector boolean true values, for each double value that is +-0.0.

static long double vec pack longdouble (vf64 t lval)

Copy the pair of doubles from a vector to IBM long double.

• static vf64_t vec_unpack_longdouble (long double lval)

Copy the pair of doubles from a IBM long double to a vector double.

7.6.1 Detailed Description

Header package containing a collection of 128-bit SIMD operations over 64-bit double-precision floating point elements.

Many vector double-precision (64-bit float) operations are implemented with PowerISA-2.06 Vector Scalar Extended (VSX) (POWER7 and later) instructions. Most VSX instructions provide access to 64 combined scalar/vector registers. PowerISA-3.0 (POWER9) provides additional vector double operations: convert with round, convert to/from integer, insert/extract exponent and significand, and test data class. Most of these operations (compiler built-ins, or intrinsics) are defined in <altrivec.h> and described in the compiler documentation.

Note

The compiler disables associated <altivec.h> built-ins if the **mcpu** target does not enable the specific instruction. For example if you compile with **-mcpu=power8**, the double-precision vector converts, insert/extract and test data class built-ins are are not defined. This header provides the appropriate substitutions, will generate the minimum code, appropriate for the target, and produce correct results.

Most ppc64le compilers will default to -mcpu=power8 if not specified.

GCC 7.3 defines vector forms of the test data class, extract significand, and extract/insert_exp for float and double. These built-ins are not defined in GCC 6.4. See compiler documentation. These are useful operations and can be implemented in a few vector logical instructions for earlier machines.

So it is reasonable for this header to provide vector forms of the double-precision floating point classification functions (isnormal/subnormal/finite/inf/nan/zero, etc.). These functions can be implemented directly using (one or more) POWER9 instructions, or a few vector logical and integer compare instructions for POWER7/8. Each is comfortably small enough to be in-lined and inherently faster than the equivalent POSIX or compiler built-in runtime scalar functions.

Most of these operations are implemented in a few instructions on newer (POWER7/POWER8/POWER9) processors. This header serves to fill in functional gaps for older (POWER7, POWER8) processors and provides an inline assembler implementation for older compilers that do not provide the built-ins.

This header covers operations that are any of the following:

- Implemented in hardware instructions in newer processors, but useful to programmers on slightly older processors (even if the equivalent function requires more instructions).
- Defined in the OpenPOWER ABI but not yet defined in <altivec.h> provided by available compilers in common use. Examples include vector double even/odd conversions.
- Providing special vector double tests for special conditions without generating extraneous floating-point exceptions. This is important for implementing vectorized forms of ISO C99 Math functions. Examples include vector double isnan, isinf, etc.
- Commonly used operations, not covered by the ABI or <altivec.h>, and require multiple instructions or are not obvious. For example, converts that change element size and imply converting two vectors into one vector of smaller elements, or one vector into two vectors of larger elements. Another example is the special case of packing/unpacking an IBM long double between a pair of floating-point registers (FPRs) and a single vector register (VR).

7.6.2 Examples

For example: using the the classification functions for implementing the math library function sine and cosine. The POSIX specification requires that special input values are processed without raising extraneous floating point exceptions and return specific floating point values in response. For example, the sin() function.

- If the input value is NaN then return a NaN.
- If the input value is +-0.0 then return value.
- If the input value is subnormal then return value.
- If the input value is +-Inf then return a quiet-NaN.
- Otherwise compute and return sin(value).

The following code example uses functions from this header to address the POSIX requirements for special values input to for a vectorized sinf():

```
vf64 t
test_vec_sinf64 (vf64_t value)
 const vf64_t vec_f0 = { 0.0, 0.0 };
  const vui64_t vec_f64_qnan
    vf64_t result;
  vb64_t normmask, infmask;
  normmask = vec_isnormalf64 (value);
  if (vec_any_isnormalf64 (value))
      \ensuremath{//} replace non-normal input values with safe values.
     vf64_t safeval = vec_sel (vec_f0, value, normmask);
     // body of vec\_sin(safeval) computation elided for this example.
   result = value;
  // merge non-normal input values back into result
  result = vec_sel (value, result, normmask);
 // Inf input value elements return quiet-nan.
infmask = vec_isinff64 (value);
  result = vec_sel (result, (vf64_t) vec_f64_qnan, infmask);
  return result;
```

The code generated for this fragment runs between 24 (-mcpu=power9) and 40 (-mcpu=power8) instructions. The normal execution path is 14 to 25 instructions respectively.

Another example the cos() function.

- If the input value is NaN then return a NaN.
- If the input value is +-0.0 then return 1.0.
- If the input value is +-Inf then return a guiet-NaN.
- · Otherwise compute and return cos(value).

The following code example uses functions from this header to address the POSIX requirements for special values input to vectorized cosf():

```
test_vec_cosf64 (vf64_t value)
  vf64_t result;
 const vf64_t vec_f0 = { 0.0, 0.0 };
const vf64_t vec_f1 = { 1.0, 1.0 };
  const vui64_t vec_f64_qnan =
    vb64_t finitemask, infmask, zeromask;
  finitemask = vec_isfinitef64 (value);
  if (vec_any_isfinitef64 (value))
       // replace non-finite input values with safe values.
       vf64_t safeval = vec_sel (vec_f0, value, finitemask);
      // body of vec\_sin(safeval) computation elided for this example.
  else
    result = value;
  // merge non-finite input values back into result
  result = vec_sel (value, result, finitemask);
  // Set +-0.0 input elements to exactly 1.0 in result. zeromask = vec_iszerof64 (value); result = vec_sel (result, vec_f1, zeromask); // Set Inf input elements to quiet-nan in result.
  infmask = vec_isinff64 (value);
  result = vec_sel (result, (vf64_t) vec_f64_qnan, infmask);
  return result;
```

Neither example raises floating point exceptions or sets errno, as appropriate for a vector math library.

7.6.3 Performance data.

High level performance estimates are provided as an aid to function selection when evaluating algorithms. For background on how *Latency* and *Throughput* are derived see: Performance data.

7.6.4 Function Documentation

```
7.6.4.1 static vf64_t vec_absf64 ( vf64_t vf64x ) [inline], [static]
```

Vector double absolute value.

processor	Latency	Throughput
power8	6-7	2/cycle
power9	2	2/cycle

Parameters

vf64x	vector double values containing the magnitudes.
-------	---

Returns

vector double absolute values of vf64x.

```
7.6.4.2 static int vec_all_isfinitef64 ( vf64_t vf64 ) [inline], [static]
```

Return true if all 2x64-bit vector double values are Finite (Not NaN nor Inf).

A IEEE Binary64 finite value has an exponent between 0x000 and 0x7fe (a 0x7ff indicates NaN or Inf). The significand can be any value. The sign bit is ignored.

processor	Latency	Throughput
power8	4-20	2/cycle
power9	6	1/cycle

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal __binary64 compare can.

Parameters

vf64	a vector of _	_binary64 values.
------	---------------	-------------------

Returns

an int containing 0 or 1.

7.6.4.3 static int vec_all_isinff64 (vf64_t vf64) [inline], [static]

Return true if all 2x64-bit vector double values are infinity.

A IEEE Binary64 infinity has a exponent of 0x7ff and significand of all zeros. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal double compare can.

processor	Latency	Throughput
power8	6-20	2/cycle
power9	6	1/cycle

Parameters

vf64	a vector of _	_binary64 values.
------	---------------	-------------------

Returns

boolean int, true if all 2 double values are infinity

7.6.4.4 static int vec_all_isnanf64 (vf64_t vf64) [inline], [static]

Return true if all 2x64-bit vector double values are NaN.

A IEEE Binary64 NaN value has an exponent between 0x7ff and the significand is nonzero. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal double compare can.

processor	Latency	Throughput
power8	6-20	2/cycle
power9	6	1/cycle

Parameters

vf64 a vector ofbin	ary64 values.
---------------------	---------------

Returns

a boolean int, true if all 2 vector double values are NaN.

7.6.4.5 static int vec_all_isnormalf64 (vf64_t vf64) [inline], [static]

Return true if all 2x64-bit vector double values are normal (Not NaN, Inf, denormal, or zero).

A IEEE Binary64 normal value has an exponent between 0x001 and 0x7fe (a 0x7ff indicates NaN or Inf). The significand can be any value (expect 0 if the exponent is zero). The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal double compare can.

processor	Latency	Throughput
power8	10-28	1/cycle
power9	6	1/cycle

Parameters

vf64	a vector of _	_binary64 values.
------	---------------	-------------------

Returns

a boolean int, true if all 2 vector double values are normal.

7.6.4.6 static int vec_all_issubnormalf64 (vf64_t vf64) [inline], [static]

Return true if all 2x64-bit vector double values are subnormal (denormal).

A IEEE Binary64 subnormal has an exponent of 0x000 and a nonzero significand. The sign bit is ignored.

Note

processor	Latency	Throughput
power8	10-30	1/cycle
power9	6	1/cycle

vf64 a	vector of _	_binary64 values.
--------	-------------	-------------------

Returns

a boolean int, true if all of 2 vector double values are subnormal.

7.6.4.7 static int vec_all_iszerof64 (vf64_t vf64) [inline], [static]

Return true if all 2x64-bit vector double values are +-0.0.

A IEEE Binary64 zero has an exponent of 0x000 and a zero significand. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE INVALID) exceptions. A normal double compare can.

processor	Latency	Throughput	
power8	6-20	2/cycle	
power9	6	1/cycle	

Parameters

vf64	a vector of _	_binary64 values.

Returns

a boolean int, true if all 2 vector double values are +/- zero.

7.6.4.8 static int vec_any_isfinitef64 (vf64_t vf64) [inline], [static]

Return true if any of 2x64-bit vector double values are Finite (Not NaN nor Inf).

A IEEE Binary64 finite value has an exponent between 0x000 and 0x7fe (a 0x7ff indicates NaN or Inf). The significand can be any value. The sign bit is ignored.

Note

processor	Latency	Throughput
power8	4-20	2/cycle
power9	6	1/cycle

Parameters

vf64 a	vector of _	_binary64 values.
--------	-------------	-------------------

Returns

an int containing 0 or 1.

7.6.4.9 static int vec_any_isinff64 (vf64_t vf64) [inline], [static]

Return true if any of 2x64-bit vector double values are infinity.

A IEEE Binary64 infinity has a exponent of 0x7ff and significand of all zeros.

Note

This function will not raise VXSNAN or VXVC (FE INVALID) exceptions. A normal double compare can.

processor	Latency	Throughput
power8	6-20	2/cycle
power9	6	1/cycle

Parameters

vf64	a vector of _	_binary32 values.

Returns

boolean int, true if any of 2 double values are infinity

7.6.4.10 static int vec_any_isnanf64 (vf64_t vf64) [inline], [static]

Return true if any of 2x64-bit vector double values are NaN.

A IEEE Binary64 NaN value has an exponent between 0x7ff and the significand is nonzero. The sign bit is ignored.

Note

processor	Latency	Throughput
power8	6-20	2/cycle
power9	6	1/cycle

vf64 a	vector of _	_binary64 values.
--------	-------------	-------------------

Returns

a boolean int, true if any of 2 vector double values are NaN.

7.6.4.11 static int vec_any_isnormalf64 (vf64_t vf64) [inline], [static]

Return true if any of 2x64-bit vector double values are normal (Not NaN, Inf, denormal, or zero).

A IEEE Binary64 normal value has an exponent between 0x001 and 0x7fe (a 0x7ff indicates NaN or Inf). The significand can be any value (expect 0 if the exponent is zero). The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal double compare can.

processor Latency		Throughput
power8	6-20	1/cycle
power9	6	1/cycle

Parameters

vf64	a vector of _	_binary64 values.

Returns

a boolean int, true if any of 2 vector double values are normal.

7.6.4.12 static int vec_any_issubnormalf64 (vf64_t vf64) [inline], [static]

Return true if any of 2x64-bit vector double values is subnormal (denormal).

A IEEE Binary64 subnormal has an exponent of 0x000 and a nonzero significand. The sign bit is ignored.

Note

processor	Latency	Throughput
power8	10-18	1/cycle
power9	6	1/cycle

Parameters

vf64 a vector ofbi	inary64 values.
--------------------	-----------------

Returns

true if any of 2 vector double values are subnormal.

7.6.4.13 static int vec_any_iszerof64 (vf64_t vf64) [inline], [static]

Return true if any of 2x64-bit vector double values are +-0.0.

A IEEE Binary64 zero has an exponent of 0x000 and a zero significand. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal double compare can.

processor	Latency	Throughput
power8	6-20	2/cycle
power9	6	1/cycle

Parameters

vf64	a vector of _	_binary64 values.

Returns

a boolean int, true if any of 2 vector double values are +/- zero.

7.6.4.14 static vf64_t vec_copysignf64 (vf64_t vf64x, vf64_t vf64y) [inline], [static]

Copy the sign bit from vf64y merged with magnitude from vf64x and return the resulting vector double values.

processor	Latency	Throughput
power8	6-7	2/cycle
power9	2	2/cycle

tor double values containing the magnitudes.

vf64y	vector double values containing the sign bits.
-------	--

Returns

vector double values with magnitude from vf64x and the sign of vf64y.

```
7.6.4.15 static vb64_t vec_isfinitef64 ( vf64_t vf64 ) [inline], [static]
```

Return 2x64-bit vector boolean true values for each double element that is Finite (Not NaN nor Inf).

A IEEE Binary64 finite value has an exponent between 0x000 and 0x7fe (a 0x7ff indicates NaN or Inf). The significand can be any value.

Using the vec_cmpeq conditional to generate the predicate mask for NaN / Inf and then invert this for the finite condition. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal double compare can.

processor	Latency	Throughput
power8	6-15	2/cycle
power9	5	2/cycle

Parameters

vf64	a vector of _	_binary64 values.
------	---------------	-------------------

Returns

a vector boolean long, each containing all 0s(false) or 1s(true).

7.6.4.16 static vb64_t vec_isinff64 (vf64_t vf64) [inline], [static]

Return 2x64-bit vector boolean true values for each double, if infinity.

A IEEE Binary64 infinity has a exponent of 0x7ff and significand of all zeros.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal double compare can.

processor	Latency	Throughput
power8	4-13	2/cycle
power9	3	2/cycle
	power8	power8 4-13

Parameters

vf64	a vector of _	_binary64 values.
------	---------------	-------------------

Returns

a vector boolean long long, each containing all 0s(false) or 1s(true).

7.6.4.17 static vb64_t vec_isnanf64 (vf64_t vf64) [inline], [static]

Return 2x64-bit vector boolean true values, for each double NaN value.

A IEEE Binary64 NaN value has an exponent between 0x7ff and the significand is nonzero. The sign bit is ignored.

processor	Latency	Throughput
power8	4-13	2/cycle
power9	3	2/cycle

Parameters

	vf64	a vector of _	_binary64 values.
--	------	---------------	-------------------

Returns

a vector boolean long long, each containing all 0s(false) or 1s(true).

7.6.4.18 static vb64_t vec_isnormalf64 (vf64_t vf64) [inline], [static]

Return 2x64-bit vector boolean true values, for each double value, if normal (Not NaN, Inf, denormal, or zero).

A IEEE Binary64 normal value has an exponent between 0x001 and 0x7ffe (a 0x7ff indicates NaN or Inf). The significand can be any value (expect 0 if the exponent is zero).

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal double compare can.

processor	Latency	Throughput
power8	6-15	1/cycle
power9	5	1/cycle

vf64	a vector of _	_binary64 values.
------	---------------	-------------------

Returns

a vector boolean long long, each containing all 0s(false) or 1s(true).

7.6.4.19 static vb64_t vec_issubnormalf64 (vf64_t vf64) [inline], [static]

Return 2x64-bit vector boolean true values, for each double value that is subnormal (denormal).

A IEEE Binary64 subnormal has an exponent of 0x000 and a nonzero significand. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE INVALID) exceptions. A normal double compare can.

processor	Latency	Throughput
power8	6-16	1/cycle
power9	3	1/cycle

Parameters

vf64 a vector of	fbinary64 values.
------------------	-------------------

Returns

a vector boolean long long, each containing all 0s(false) or 1s(true).

7.6.4.20 static vb64_t vec_iszerof64 (vf64_t vf64) [inline], [static]

Return 2x64-bit vector boolean true values, for each double value that is +-0.0.

A IEEE Binary64 zero has an exponent of 0x000 and a zero significand. The sign bit is ignored.

Note

This function will not raise VXSNAN or VXVC (FE_INVALID) exceptions. A normal double compare can.

processor	Latency	Throughput
power8	4-13	2/cycle
power9	3	2/cycle

vf64	a vector of	binary32 values.
------	-------------	------------------

Returns

a vector boolean int, each containing all 0s(false) or 1s(true).

7.6.4.21 static long double vec_pack_longdouble (vf64_t lval) [inline], [static]

Copy the pair of doubles from a vector to IBM long double.

Parameters

Ival vector double values containing the IBM long double.

Returns

IBM long double as FPR pair.

7.6.4.22 static vf64_t vec_unpack_longdouble (long double lval) [inline], [static]

Copy the pair of doubles from a IBM long double to a vector double.

Parameters

```
IVal IBM long double as FPR pair.
```

Returns

vector double values containing the IBM long double.

7.7 src/vec_int128_ppc.h File Reference

Header package containing a collection of 128-bit computation functions implemented with PowerISA VMX and VSX instructions.

```
#include <vec_common_ppc.h>
#include <vec_int64_ppc.h>
```

Functions

• static vui128 t vec addcuq (vui128 t a, vui128 t b)

Vector Add & write Carry Unsigned Quadword.

static vui128_t vec_addecuq (vui128_t a, vui128_t b, vui128_t ci)

Vector Add Extended & write Carry Unsigned Quadword.

• static vui128 t vec addeugm (vui128 t a, vui128 t b, vui128 t ci)

Vector Add Extended Unsigned Quadword Modulo.

• static vui128_t vec_adduqm (vui128_t a, vui128_t b)

Vector Add Unsigned Quadword Modulo.

static vui128_t vec_addcq (vui128_t *cout, vui128_t a, vui128_t b)

```
Vector Add with carry Unsigned Quadword.

    static vui128 t vec addeq (vui128 t *cout, vui128 t a, vui128 t b, vui128 t ci)

      Vector Add Extend with carry Unsigned Quadword.

    static vui128 t vec clzq (vui128 t vra)

     Count leading zeros for a vector __int128.

    static vb128 t vec cmpeqsq (vi128 t vra, vi128 t vrb)

      Vector Compare Equal Signed Quadword.

    static vb128_t vec_cmpequq (vui128_t vra, vui128_t vrb)

      Vector Compare Equal Unsigned Quadword.

    static vb128_t vec_cmpgesq (vi128_t vra, vi128_t vrb)

      Vector Compare Greater Than or Equal Signed Quadword.

    static vb128_t vec_cmpgeuq (vui128_t vra, vui128_t vrb)

      Vector Compare Greater Than or Equal Unsigned Quadword.

    static vb128_t vec_cmpgtsq (vi128_t vra, vi128_t vrb)

      Vector Compare Greater Than Signed Quadword.

    static vb128_t vec_cmpgtuq (vui128_t vra, vui128_t vrb)

      Vector Compare Greater Than Unsigned Quadword.

    static vb128 t vec cmplesq (vi128 t vra, vi128 t vrb)

      Vector Compare Less Than or Equal Signed Quadword.

    static vb128_t vec_cmpleuq (vui128_t vra, vui128_t vrb)

      Vector Compare Less Than or Equal Unsigned Quadword.

    static vb128_t vec_cmpltsq (vi128_t vra, vi128_t vrb)

      Vector Compare Less Than Signed Quadword.

    static vb128_t vec_cmpltuq (vui128_t vra, vui128_t vrb)

      Vector Compare Less Than Unsigned Quadword.

    static vb128_t vec_cmpnesq (vi128_t vra, vi128_t vrb)

      Vector Compare Equal Signed Quadword.

    static vb128 t vec cmpneug (vui128 t vra, vui128 t vrb)

      Vector Compare Not Equal Unsigned Quadword.

    static int vec cmpsq all eq (vi128 t vra, vi128 t vrb)

      Vector Compare all Equal Signed Quadword.

    static int vec_cmpsq_all_ge (vi128_t vra, vi128_t vrb)

      Vector Compare any Greater Than or Equal Signed Quadword.

    static int vec_cmpsq_all_gt (vi128_t vra, vi128_t vrb)

      Vector Compare any Greater Than Signed Quadword.
• static int vec_cmpsq_all_le (vi128_t vra, vi128_t vrb)
      Vector Compare any Less Than or Equal Signed Quadword.

    static int vec_cmpsq_all_lt (vi128_t vra, vi128_t vrb)

      Vector Compare any Less Than Signed Quadword.

    static int vec_cmpsq_all_ne (vi128_t vra, vi128_t vrb)

      Vector Compare all Not Equal Signed Quadword.

    static int vec_cmpuq_all_eq (vui128_t vra, vui128_t vrb)

      Vector Compare all Equal Unsigned Quadword.

    static int vec_cmpuq_all_ge (vui128_t vra, vui128_t vrb)

      Vector Compare any Greater Than or Equal Unsigned Quadword.

    static int vec_cmpuq_all_gt (vui128_t vra, vui128_t vrb)

      Vector Compare any Greater Than Unsigned Quadword.

    static int vec_cmpuq_all_le (vui128_t vra, vui128_t vrb)

      Vector Compare any Less Than or Equal Unsigned Quadword.
```

```
    static int vec_cmpuq_all_lt (vui128_t vra, vui128_t vrb)

      Vector Compare any Less Than Unsigned Quadword.

    static int vec cmpug all ne (vui128 t vra, vui128 t vrb)

      Vector Compare all Not Equal Unsigned Quadword.

    static vui128_t vec_cmul10ecuq (vui128_t *cout, vui128_t a, vui128_t cin)

      Vector combined Multiply by 10 Extended & write Carry Unsigned Quadword.

    static vui128 t vec cmul10cuq (vui128 t *cout, vui128 t a)

      Vector combined Multiply by 10 & write Carry Unsigned Quadword.

    static vui128 t vec mul10cug (vui128 t a)

      Vector Multiply by 10 & write Carry Unsigned Quadword.

    static vui128 t vec mul10ecug (vui128 t a, vui128 t cin)

      Vector Multiply by 10 Extended & write Carry Unsigned Quadword.

    static vui128_t vec_mul10euq (vui128_t a, vui128_t cin)

      Vector Multiply by 10 extended Unsigned Quadword.

    static vui128 t vec mul10ug (vui128 t a)

      Vector Multiply by 10 Unsigned Quadword.

    static vui128_t vec_cmul100cuq (vui128_t *cout, vui128_t a)

      Vector combined Multiply by 100 & write Carry Unsigned Quadword.
• static vui128 t vec cmul100ecuq (vui128 t *cout, vui128 t a, vui128 t cin)
      Vector combined Multiply by 100 Extended & write Carry Unsigned Quadword.

    static vui128_t vec_msumudm (vui64_t a, vui64_t b, vui128_t c)

      Vector Multiply-Sum Unsigned Doubleword Modulo.

    static vui128 t vec muleud (vui64 t a, vui64 t b)

      Vector multiply even unsigned doublewords.

    static vui64_t vec_mulhud (vui64_t vra, vui64_t vrb)

      Vector Multiply High Unsigned Doubleword.

    static vui128 t vec muloud (vui64 t a, vui64 t b)

      Vector multiply odd unsigned doublewords.

    static vui64_t vec_muludm (vui64_t vra, vui64_t vrb)

      Vector Multiply Unsigned Doubleword Modulo.
• static vui128_t vec_muludq (vui128_t *mulu, vui128_t a, vui128_t b)
      Vector Multiply Unsigned double Quadword.

    static vui128_t vec_mulluq (vui128_t a, vui128_t b)

      Vector Multiply Low Unsigned Quadword.

    static vui128_t vec_popentq (vui128_t vra)

      Population Count vector __int128.

    static vui128 t vec revbg (vui128 t vra)

      byte reverse quadword for a vector int128.

    static vb128_t vec_setb_cyq (vui128_t vcy)

      Vector Set Bool from Quadword Carry.

    static vb128 t vec setb ncq (vui128 t vcy)

      Vector Set Bool from Quadword not Carry.

    static vb128_t vec_setb_sq (vi128_t vra)

      Vector Set Bool from Signed Quadword.

    static vui128_t vec_sldq (vui128_t vrw, vui128_t vrx, vui128_t vrb)

      Vector Shift Left double Quadword.
• static vui128_t vec_slqi (vui128_t vra, const unsigned int shb)
      Vector Shift left Quadword Immediate.

    static vui128 t vec slq (vui128 t vra, vui128 t vrb)

      Vector Shift Left Quadword.
```

static vui128_t vec_srqi (vui128_t vra, const unsigned int shb)

Vector Shift right Quadword Immediate.

static vui128_t vec_srq (vui128_t vra, vui128_t vrb)

Vector Shift right Quadword.

- static vui128 t vec slq4 (vui128 t vra)
- static vui128_t vec_slq5 (vui128_t vra)
- static vui128_t vec_srq4 (vui128_t vra)
- static vui128_t vec_srq5 (vui128_t vra)
- static vui128_t vec_subcuq (vui128_t vra, vui128_t vrb)

Vector Subtract and Write Carry Unsigned Quadword.

static vui128_t vec_subecuq (vui128_t vra, vui128_t vrb, vui128_t vrc)

Vector Subtract Extended and Write Carry Unsigned Quadword.

static vui128_t vec_subeuqm (vui128_t vra, vui128_t vrb, vui128_t vrc)

Vector Subtract Extended Unsigned Quadword Modulo.

static vui128 t vec subugm (vui128 t vra, vui128 t vrb)

Vector subtract Unsigned Quadword Modulo.

• static vui128 t vec vmuleud (vui64 t a, vui64 t b)

Vector multiply even unsigned doublewords.

static vui128_t vec_vmuloud (vui64_t a, vui64_t b)

Vector multiply odd unsigned doublewords.

7.7.1 Detailed Description

Header package containing a collection of 128-bit computation functions implemented with PowerISA VMX and VSX instructions.

The original VMX (AKA Altivec) only defined a few instructions that operated on the 128-bit vector as a whole. This included the vector shift left/right (bit), vector shift left/right by octet (byte), vector shift left double by octet (select a contiguous 16-bytes from 2 concatenated vectors) 256-bit), and generalized vector permute (select any 16-bytes from 2 concatenated vectors). Use of these instructions can be complicated when;

- the shift amount is more than 8 bits,
- · the shift amount is not a multiple of 8-bits (octet),
- the shift amount is a constant and needs to be generated/loaded before use.

These operations require pre-conditions to avoid multiple instructions or require a combination of (bit and octet shift) instructions to get the quadword result. The compiler <altivec.h> built-ins only supports individual instructions. So using these operations quickly inspires a need for a header (like this) to contain implementations of the common operations.

The VSX facility (introduced with POWER7) did not add any integer doubleword (64-bit) or quadword (128-bit) operations. However it did add a useful doubleword permute immediate and word wise; merge, shift, and splat immediate operations. Otherwise vector __int128 (128-bit elements) operations have to be implemented using VMX word and halfword element integer operations for POWER7.

POWER8 added multiply word operations that produce the full doubleword product and full quadword add / subtract (with carry extend). The add quadword is useful to sum the partial products for a full 128 x 128-bit multiply. The add quadword write carry and extend forms, simplify extending arithmetic to 256-bits and beyond.

While POWER8 provided quadword integer add and subtract operations, it did not provide quadword Signed/← Unsigned integer compare operations. It is possible to implement quadword compare operations using existing word / doubleword compares and the the new quadword subtract, but this requires some study. Pveclib provides easy to use quadword compare operations.

POWER9 (PowerISA 3.0B) adds the **Vector Multiply-Sum unsigned Doubleword Modulo** instruction. Aspects of this instruction mean it needs to be used carefully as part of larger quadword multiply. It performs only two of the four required doubleword multiplies. The final quadword modulo sum will discard any overflow/carry from the potential 130-bit result. With careful pre-conditioning of doubleword inputs the results are can not overflow from 128-bits. Then separate add quadword add/write carry operations can be used to complete the sum of partial products. These techniques are used in the POWER9 specific implementations of vec_muleud, vec_muloud, vec_mulluq, and vec_muludq.

PowerISA 3.0B also defined additional: Binary Coded Decimal (BCD) and Zoned character format conversions. String processing operations. Vector Parity operations. Integer Extend Sign Operations. Integer Absolute Difference Operations. All of these seem to useful additions to pveclib for older (POWER7/8) processors and across element sizes (including quadword elements).

Most of these intrinsic (compiler built-in) operations are defined in <altivec.h> and described in the compiler documentation. However it took several compiler releases for all the new POWER8 64-bit and 128-bit integer vector intrinsics to be added to **altivec.h**. This support started with the GCC 4.9 but was not complete across function/type and bug free until GCC 6.0.

Note

The compiler disables associated <altivec.h> built-ins if the **mcpu** target does not enable the specific instruction. For example if you compile with **-mcpu=power7**, vec_vadduqm and vec_vsubudm will not be defined. But vec_adduqm() and vec_subudm() and always be defined in this header, will generate the minimum code, appropriate for the target, and produce correct results.

Most of these operations are implemented in a single instruction on newer (POWER8/POWER9) processors. So this header serves to fill in functional gaps for older (POWER7, POWER8) processors and provides a in-line assembler implementation for older compilers that do not provide the build-ins.

This header covers operations that are either:

- Operations implemented in hardware instructions for later processors and useful to programmers, on slightly older processors, even if the equivalent function requires more instructions. Examples include quadword byte reverse, add and subtract.
- Defined in the OpenPOWER ABI but *not* yet defined in <altivec.n> provided by available compilers in common use. Examples include quadword byte reverse, add and subtract.
- Are commonly used operations, not covered by the ABI or <altivec.h>, and require multiple instructions
 or are not obvious. Examples include quadword; Signed and Unsigned compare, shift immediate, multiply,
 multiply by 10 immediate, count leading zeros and population count.

Note

The Multiply sum/even/odd doubleword operations are currently implemented here (in <vec_int128_ppc.h>) which resolves a dependency on Add Quadword. These functions (vec_msumudm, vec_muleud, vec_muloud) all produce a quadword results and may use the vec_addugm implementation to sum partial products.

See Returning extended quadword results. for more background on extended quadword computation.

7.7.2 Performance data.

High level performance estimates are provided as an aid to function selection when evaluating algorithms. For background on how *Latency* and *Throughput* are derived see: Performance data.

7.7.3 Function Documentation

7.7.3.1 static vui128 t vec addcq (vui128 t * cout, vui128 t a, vui128 t b) [inline], [static]

Vector Add with carry Unsigned Quadword.

Add two vector __int128 values and return sum and the carry out.

processor	Latency	Throughput
power8	8	1/2 cycles
power9	6	2/cycle

*cout	carry out from the sum of a and b.
а	128-bit vector treated aint128.
b	128-bit vector treated aint128.

Returns

__int128 (lower 128-bits) sum of a and b.

7.7.3.2 static vui128_t vec_addcuq(vui128_t a, vui128_t b) [inline], [static]

Vector Add & write Carry Unsigned Quadword.

Add two vector __int128 values and return the carry out.

processor	Latency	Throughput
power8	4	2/2 cycles
power9	3	2/cycle

Parameters

а	128-bit vector treated a _	_int128.
b	128-bit vector treated a	int128.

Returns

__int128 carry of the sum of a and b.

7.7.3.3 static vui128_t vec_addecuq (vui128_t a, vui128_t b, vui128_t ci) [inline], [static]

Vector Add Extended & write Carry Unsigned Quadword.

Add two vector $_$ int128 values plus a carry-in (0|1) and return the carry out bit.

processor	Latency	Throughput
power8	4	2/2 cycles
power9	3	2/cycle

Parameters

а	128-bit vector treated aint128.
b	128-bit vector treated aint128.
ci	Carry-in from vector bit[127].

Returns

carry-out in bit[127] of the sum of a + b + c.

7.7.3.4 static vui128_t vec_addeq (vui128_t * cout, vui128_t a, vui128_t b, vui128_t ci) [inline], [static]

Vector Add Extend with carry Unsigned Quadword.

Add two vector __int128 values plus a carry-in (0|1) and return sum and the carry out.

processor	Latency	Throughput
power8	8	1/2 cycles
power9	6	2/cycle

Parameters

*cout	carry out from the sum of a and b.	
а	128-bit vector treated aint128.	
b	128-bit vector treated aint128.	
ci	Carry-in from vector bit[127].	

Returns

 $_{\rm int}$ 128 (lower 128-bits) sum of a + b + c.

7.7.3.5 static vui128_t vec_addeuqm (vui128_t a, vui128_t b, vui128_t ci) [inline], [static]

Vector Add Extended Unsigned Quadword Modulo.

Add two vector __int128 values plus a carry (0|1) and return the modulo 128-bit result.

processor Latency		Throughput
power8	4	2/2 cycles
power9	3	2/cycle

а	128-bit vector treated a _	_int128.
b	128-bit vector treated a	int128.

ci	Carry-in from vector bit[127].
----	--------------------------------

Returns

```
_{\rm int}128 sum of a + b + c, modulo 128-bits.
```

```
7.7.3.6 static vui128_t vec_adduqm ( vui128_t a, vui128_t b) [inline], [static]
```

Vector Add Unsigned Quadword Modulo.

Add two vector __int128 values and return result modulo 128-bits.

processor	Latency	Throughput
power8	4	2/2 cycles
power9	3	2/cycle

Parameters

а	128-bit vector treated as a _	_int128.
b	128-bit vector treated as a _	_int128.

Returns

__int128 sum of a and b.

7.7.3.7 static vui128_t vec_clzq (vui128_t vra) [inline], [static]

Count leading zeros for a vector __int128.

Count leading zeros for a vector __int128 and return the count in a vector suitable for use with vector shift (left|right) and vector shift (left|right) by octet instructions.

processor	Latency	Throughput
power8	19-28	1/cycle
power9	25-36	1/cycle

Parameters

vra	a 128-bit vector treated a	_int128.
-----	----------------------------	----------

Returns

a 128-bit vector with bits 121:127 containing the count of leading zeros.

7.7.3.8 static vb128_t vec_cmpeqsq (vi128_t vra, vi128_t vrb) [inline], [static]

Vector Compare Equal Signed Quadword.

Compare signed __int128 (128-bit) integers and return all '1's, if vra == vrb, otherwise all '0's. We use vec_cmpequq as it works for both signed and unsigned compares.

processor	Latency	Throughput
power8	6	2/cycle
power9	7	2/cycle

Parameters

vra	128-bit vector treated as an signedint128.
vrb	128-bit vector treated as an signedint128.

Returns

128-bit vector boolean reflecting vector signed __int128 compare equal.

7.7.3.9 static vb128_t vec_cmpequq (vui128_t vra, vui128_t vrb) [inline], [static]

Vector Compare Equal Unsigned Quadword.

Compare unsigned __int128 (128-bit) integers and return all '1's, if vra == vrb, otherwise all '0's.

For POWER8 (PowerISA 2.07B) or later, use the Vector Compare Equal Unsigned DoubleWord (**vcmpequd**) instruction. To get the correct quadword result, the doubleword element equal truth values are swapped, then *anded* with the original compare results. Otherwise use vector word compare and additional boolean logic to insure all word elements are equal.

processor	Latency	Throughput
power8	6	2/cycle
power9	7	2/cycle

Parameters

vra	128-bit vector treated as an unsigned_	_int128s.
vrb	128-bit vector treated as an unsigned _	int128.

Returns

128-bit vector boolean reflecting vector unsigned __int128 compare equal.

7.7.3.10 static vb128_t vec_cmpgesq (vi128_t vra, vi128_t vrb) [inline], [static]

Vector Compare Greater Than or Equal Signed Quadword.

Compare signed __int128 (128-bit) integers and return all '1's, if vra >= vrb, otherwise all '0's.

Flip the operand sign bits and use vec_cmpgeuq for signed compare.

processor	Latency	Throughput
power8	10-16	1/ 2cycles
power9	8-14	1/cycle

Parameters

vra	128-bit vector treated as an signed _	_int128.
vrb	128-bit vector treated as an signed _	_int128.

Returns

128-bit vector boolean reflecting vector signed __int128 compare greater than.

```
7.7.3.11 static vb128_t vec_cmpgeuq ( vui128_t vra, vui128_t vrb ) [inline], [static]
```

Vector Compare Greater Than or Equal Unsigned Quadword.

Compare unsigned __int128 (128-bit) integers and return all '1's, if vra >= vrb, otherwise all '0's.

For POWER8 (PowerISA 2.07B) or later, use the Vector Subtract & write Carry QuadWord (**vsubcuq**) instruction. This generates a carry for greater than or equal and NOT carry for less than. Then use vec_setb_cyq ro convert the carry into a vector bool. Here we use the pveclib implementations (vec_subcuq() and vec_setb_cyq()), instead of <altivoc.h> intrinsics, to address older compilers and POWER7.

processor	Latency	Throughput
power8	8	2/ 2cycles
power9	6	2/cycle

Parameters

vra	128-bit vector treated as an unsigned _	_int128.
vrb	128-bit vector treated as an unsigned _	_int128.

Returns

128-bit vector boolean reflecting vector unsigned __int128 compare greater than.

Vector Compare Greater Than Signed Quadword.

Compare signed __int128 (128-bit) integers and return all '1's, if vra > vrb, otherwise all '0's.

Flip the operand sign bits and use vec_cmpgtuq for signed compare.

processor	Latency	Throughput
power8	10-16	1/ 2cycles
power9	8-14	1/cycle

Parameters

vra 128-bit vector treated as an signed _		_int128.
vrb	128-bit vector treated as an signed _	_int128.

Returns

128-bit vector boolean reflecting vector signed __int128 compare greater than.

7.7.3.13 static vb128_t vec_cmpgtuq (vui128_t vra, vui128_t vrb) [inline], [static]

Vector Compare Greater Than Unsigned Quadword.

Compare unsigned __int128 (128-bit) integers and return all '1's, if vra > vrb, otherwise all '0's.

For POWER8 (PowerISA 2.07B) or later, use the Vector Subtract & write Carry QuadWord (**vsubcuq**) instruction with the parameters reversed. This generates a carry for less than or equal and NOT carry for greater than. Then use vec_setb_ncq ro convert the carry into a vector bool. Here we use the pveclib implementations (vec_subcuq() and vec_setb_ncq()), instead of <altivec.h> intrinsics, to address older compilers and POWER7.

processor	Latency	Throughput
power8	8	2/ 2cycles
power9	6	2/cycle

Parameters

vra	128-bit vector treated as an unsigned	_int128.
vrb	128-bit vector treated as an unsigned _	_int128.

Returns

128-bit vector boolean reflecting vector unsigned int128 compare greater than.

7.7.3.14 static vb128_t vec_cmplesq (vi128_t vra, vi128_t vrb) [inline], [static]

Vector Compare Less Than or Equal Signed Quadword.

Compare signed __int128 (128-bit) integers and return all '1's, if vra <= vrb, otherwise all '0's.

Flip the operand sign bits and use vec cmpleuq for signed compare.

processor	Latency	Throughput
power8	10-16	1/ 2cycles
power9	8-14	1/cycle

vra 128-bit vector treated as an signed _		_int128.
vrb	128-bit vector treated as an signed _	_int128.

Returns

128-bit vector boolean reflecting vector signed __int128 compare less than or equal.

7.7.3.15 static vb128_t vec_cmpleuq (vui128_t vra, vui128_t vrb) [inline], [static]

Vector Compare Less Than or Equal Unsigned Quadword.

Compare unsigned $_$ int128 (128-bit) integers and return all '1's, if vra <= vrb, otherwise all '0's.

For POWER8 (PowerISA 2.07B) or later, use the Vector Subtract & write Carry QuadWord (**vsubcuq**) instruction. This generates a carry for greater than or equal and NOT carry for less than. Then use vec_setb_ncq ro convert the carry into a vector bool. Here we use the pveclib implementations (vec_subcuq() and vec_setb_cyq()), instead of <altivoc.h> intrinsics, to address older compilers and POWER7.

processor	Latency	Throughput
power8	8	2/ 2cycles
power9	6	2/cycle

Parameters

vra	128-bit vector treated as an unsigned	_int128.
vrb	128-bit vector treated as an unsigned _	_int128.

Returns

128-bit vector boolean reflecting vector unsigned int128 compare less than or equal.

7.7.3.16 static vb128_t vec_cmpltsq (vi128_t vra, vi128_t vrb) [inline], [static]

Vector Compare Less Than Signed Quadword.

Compare signed $_$ int128 (128-bit) integers and return all '1's, if vra < vrb, otherwise all '0's.

Flip the operand sign bits and use vec cmpltuq for signed compare.

processor	Latency	Throughput
power8	10-16	1/ 2cycles
power9	8-14	1/cycle

Parameters

vra	128-bit vector treated as an signed _	_int128.
vrb	128-bit vector treated as an signed _	_int128.

Returns

128-bit vector boolean reflecting vector unsigned __int128 compare less than.

7.7.3.17 static vb128_t vec_cmpltuq (vui128_t vra, vui128_t vrb) [inline], [static]

Vector Compare Less Than Unsigned Quadword.

Compare unsigned $_$ int128 (128-bit) integers and return all '1's, if vra < vrb, otherwise all '0's.

For POWER8 (PowerISA 2.07B) or later, use the Vector Subtract & write Carry QuadWord (**vsubcuq**) instruction. This generates a carry for greater than or equal and NOT carry for less than. Then use vec_setb_ncq ro convert the carry into a vector bool. Here we use the pveclib implementations (vec_subcuq() and vec_setb_ncq()), instead of <altivoc.h> intrinsics, to address older compilers and POWER7.

processor	Latency	Throughput
power8	8	2/ 2cycles
power9	6	2/cycle

Parameters

vra 128-bit vector treated as an unsigned _		_int128.
vrb	128-bit vector treated as an unsigned _	_int128.

Returns

128-bit vector boolean reflecting vector unsigned int128 compare less than.

7.7.3.18 static vb128_t vec_cmpnesq(vi128_t vra, vi128_t vrb) [inline], [static]

Vector Compare Equal Signed Quadword.

Compare signed __int128 (128-bit) integers and return all '1's, if vra != vrb, otherwise all '0's. We use vec_cmpequq as it works for both signed and unsigned compares.

processor	Latency	Throughput
power8	6	2/cycle
power9	7	2/cycle

vra	128-bit vector treated as an signed _	_int128.
vrb	128-bit vector treated as an signed _	_int128.

Returns

128-bit vector boolean reflecting vector signed __int128 compare not equal.

7.7.3.19 static vb128_t vec_cmpneuq (vui128_t vra, vui128_t vrb) [inline], [static]

Vector Compare Not Equal Unsigned Quadword.

Compare unsigned __int128 (128-bit) integers and return all '1's, if vra != vrb, otherwise all '0's.

For POWER8 (PowerISA 2.07B) or later, use the Vector Compare Equal Unsigned DoubleWord (**vcmpequd**) instruction. To get the correct quadword result, the doubleword element equal truth values are swapped, then *not anded* with the original compare results. Otherwise use vector word compare and additional boolean logic to insure all word elements are equal.

processor	Latency	Throughput
power8	6	2/cycle
power9	7	2/cycle

Parameters

vra	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
vrb	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

128-bit vector boolean reflecting vector unsigned __int128 compare equal.

7.7.3.20 static int vec_cmpsq_all_eq (vi128_t vra, vi128_t vrb) [inline], [static]

Vector Compare all Equal Signed Quadword.

Compare vector signed __int128 values and return true if vra and vrb are equal.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

vra 128-bit vector treated as an vector signedint128 (qword) elem-	nt.
--	-----

Parameters

Returns

boolean int for all 128-bits, true if equal, false otherwise.

7.7.3.21 static int vec_cmpsq_all_ge(vi128_t vra, vi128_t vrb) [inline], [static]

Vector Compare any Greater Than or Equal Signed Quadword.

Compare vector unsigned __int128 values and return true if vra >= vrb.

processor	Latency	Throughput
power8	10-15	1/ 2cycles
power9	8	1/cycle

Parameters

vra	128-bit vector treated as an vector signedint128 (qword) element	nt.
vrb	128-bit vector treated as an vector signedint128 (qword) element	nt.

Returns

boolean int for all 128-bits, true if Greater Than or Equal, false otherwise.

7.7.3.22 static int vec_cmpsq_all_gt (vi128_t vra, vi128_t vrb) [inline], [static]

Vector Compare any Greater Than Signed Quadword.

Compare vector signed $\underline{}$ int128 values and return true if vra > vrb.

processor	Latency	Throughput
power8	10-15	1/ 2cycles
power9	8	1/cycle

Parameters

vra	128-bit vector treated as an vector signed _	_int128 (qword) element.
vrb	128-bit vector treated as an vector signed _	_int128 (qword) element.

Returns

boolean int for all 128-bits, true if Greater Than, false otherwise.

7.7.3.23 static int vec_cmpsq_all_le (vi128_t vra, vi128_t vrb) [inline], [static]

Vector Compare any Less Than or Equal Signed Quadword.

Compare vector signed __int128 values and return true if vra <= vrb.

processor	Latency	Throughput
power8	10-15	1/ 2cycles
power9	8	1/cycle

Parameters

vra	128-bit vector treated as an vector	signedint128 (qword) element.
vri	128-bit vector treated as an vector	signedint128 (qword) element.

Returns

boolean int for all 128-bits, true if Less Than or Equal, false otherwise.

7.7.3.24 static int vec_cmpsq_all_lt (vi128 t vra, vi128 t vrb) [inline], [static]

Vector Compare any Less Than Signed Quadword.

Compare vector signed __int128 values and return true if vra < vrb.

processor	Latency	Throughput
power8	10-15	1/ 2cycles
power9	8	1/cycle

Parameters

ſ	vra	128-bit vector treated as an vector signed _	_int128 (qword) element.
ĺ	vrb	128-bit vector treated as an vector signed	int128 (qword) element.

Returns

boolean int for all 128-bits, true if Less Than, false otherwise.

7.7.3.25 static int vec_cmpsq_all_ne(vi128_t vra, vi128_t vrb) [inline], [static]

Vector Compare all Not Equal Signed Quadword.

Compare vector signed __int128 values and return true if vra and vrb are not equal.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Generated by Doxygen

Parameters

vra	128-bit vector treated as an vector signedint128 (qword) element.
vrb	128-bit vector treated as an vector signedint128 (qword) element.

Returns

boolean __int128 for all 128-bits, true if equal, false otherwise.

7.7.3.26 static int vec_cmpuq_all_eq (vui128_t vra, vui128_t vrb) [inline], [static]

Vector Compare all Equal Unsigned Quadword.

Compare vector unsigned __int128 values and return true if vra and vrb are equal.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

vra	128-bit vector treated as an vector unsigned _	_int128 (qword) element.
vrb	128-bit vector treated as an vector unsigned _	_int128 (qword) element.

Returns

boolean int for all 128-bits, true if equal, false otherwise.

7.7.3.27 static int vec_cmpuq_all_ge(vui128_t vra, vui128_t vrb) [inline], [static]

Vector Compare any Greater Than or Equal Unsigned Quadword.

Compare vector unsigned __int128 values and return true if vra >= vrb.

processor	Latency	Throughput
power8	8-13	2/ 2cycles
power9	6	2/cycle

vra	128-bit vector treated as an vector unsigned	_int128 (qword) element.
vrl	128-bit vector treated as an vector unsigned	_int128 (qword) element.

Returns

boolean int for all 128-bits, true if Greater Than or Equal, false otherwise.

7.7.3.28 static int vec_cmpuq_all_gt (vui128_t vra, vui128_t vrb) [inline], [static]

Vector Compare any Greater Than Unsigned Quadword.

Compare vector unsigned __int128 values and return true if vra > vrb.

processor	Latency	Throughput
power8	8-13	2/ 2cycles
power9	6	2/cycle

Parameters

vra	128-bit vector treated as an vector unsignedint128 (qword) element.
vrb	128-bit vector treated as an vector unsignedint128 (qword) element.

Returns

boolean int for all 128-bits, true if Greater Than, false otherwise.

7.7.3.29 static int vec_cmpuq_all_le (vui128_t vra, vui128_t vrb) [inline], [static]

Vector Compare any Less Than or Equal Unsigned Quadword.

Compare vector unsigned __int128 values and return true if vra <= vrb.

processor	Latency	Throughput
power8	8-13	2/ 2cycles
power9	6	2/cycle

Parameters

vra	128-bit vector treated as an vector unsigned _	_int128 (qword) element.
vrb	128-bit vector treated as an vector unsigned _	_int128 (qword) element.

Returns

boolean int for all 128-bits, true if Less Than or Equal, false otherwise.

7.7.3.30 static int vec_cmpuq_all_lt (vui128_t vra, vui128_t vrb) [inline], [static]

Vector Compare any Less Than Unsigned Quadword.

Compare vector unsigned __int128 values and return true if vra < vrb.

processor	Latency	Throughput
power8	8-13	2/ 2cycles
power9	6	2/cycle

Parameters

vra	128-bit vector treated as an vector unsigned _	_int128 (qword) element.
vrb	128-bit vector treated as an vector unsigned _	_int128 (qword) element.

Returns

boolean int for all 128-bits, true if Less Than, false otherwise.

7.7.3.31 static int vec_cmpuq_all_ne(vui128_t vra, vui128_t vrb) [inline], [static]

Vector Compare all Not Equal Unsigned Quadword.

Compare vector unsigned __int128 values and return true if vra and vrb are not equal.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

vra	128-bit vector treated as an vector unsignedin	t128 (qword) element.
vrb	128-bit vector treated as an vector unsignedin	t128 (qword) element.

Returns

boolean __int128 for all 128-bits, true if equal, false otherwise.

7.7.3.32 static vui128_t vec_cmul100cuq (vui128_t * cout, vui128_t a) [inline], [static]

Vector combined Multiply by 100 & write Carry Unsigned Quadword.

compute the product of a 128 bit values a * 100. Only the low order 128 bits of the product are returned.

processor	Latency	Throughput
power8	13-15	1/cycle
power9	6	1/cycle

*cout pointer to upper 128-bits of the prod	uct.
---	------

а	128-bit vector treated as a _	_int128.
---	-------------------------------	----------

Returns

vector __int128 (lower 128-bits of the 256-bit product) a * 100.

7.7.3.33 static vui128 t vec_cmul100ecuq (vui128 t * cout, vui128 t a, vui128 t cin) [inline], [static]

Vector combined Multiply by 100 Extended & write Carry Unsigned Quadword.

Compute the product of a 128 bit value a * 100 + digit(cin). The function return its low order 128 bits of the extended product. The first parameter (*cout) it the address of the vector to receive the generated carry out in the range 0-99.

processor	Latency	Throughput
power8	15-17	1/cycle
power9	9	1/cycle

Parameters

*cout	pointer to upper 128-bits of the product.	
а	128-bit vector treated as a unsignedint128.	
cin	values 0-99 in bits 120:127 of a vector.	

Returns

vector __int128 (lower 128-bits of the 256-bit product) a * 100.

7.7.3.34 static vui128_t vec_cmul10cuq (vui128_t * cout, vui128_t a) [inline], [static]

Vector combined Multiply by 10 & write Carry Unsigned Quadword.

compute the product of a 128 bit values a * 10. Only the low order 128 bits of the product are returned.

processor	Latency	Throughput
power8	13-15	1/cycle
power9	3	1/ 2cycles

*cout	pointer to upper 128-bits of the product.
а	128-bit vector treated as aint128.

Returns

vector __int128 (lower 128-bits of the 256-bit product) a * 10.

7.7.3.35 static vui128_t vec_cmul10ecuq (vui128_t * cout, vui128_t a, vui128_t cin) [inline], [static]

Vector combined Multiply by 10 Extended & write Carry Unsigned Quadword.

Compute the product of a 128 bit value a * 10 + digit(cin). Only the low order 128 bits of the extended product are returned.

processor	Latency	Throughput
power8	13-15	1/cycle
power9	3	1/ 2cycles

Parameters

*cout	pointer to upper 128-bits of the product.	
а	128-bit vector treated as a unsignedint128.	
cin	values 0-9 in bits 124:127 of a vector.	

Returns

vector __int128 (upper 128-bits of the 256-bit product) a * 10.

7.7.3.36 static vui128_t vec_msumudm (vui64_t a, vui64_t b, vui128_t c) [inline], [static]

Vector Multiply-Sum Unsigned Doubleword Modulo.

compute the even and odd produ256 bit product of two 128 bit values a, b. Only the low order 128 bits of the product are returned.

processor	Latency	Throughput
power8	44	1/cycle
power9	5-7	2/cycle

Parameters

а	128-bit vector treated asvector unsigned long int.
b	128-bit vector treated asvector unsigned long int.
С	128-bit vector treated asvector unsignedint128.

Returns

__vector unsigned Modulo Sum of the 128-bit even / odd products of operands a and b plus the unsigned __int128 operand c.

7.7.3.37 static vui128_t vec_mul10cuq (vui128_t a) [inline], [static]

Vector Multiply by 10 & write Carry Unsigned Quadword.

compute the product of a 128 bit value a * 10. Only the high order 128 bits of the product are returned. This will be binary coded decimal value 0-9 in bits 124-127, Bits 0-123 will be '0'.

processor	Latency	Throughput
power8	13-15	1/cycle
power9	3	1/cycle

Parameters

```
a 128-bit vector treated as a __int128.
```

Returns

int128 (upper 128-bits of the 256-bit product) a *10 >> 128.

7.7.3.38 static vui128_t vec_mul10ecuq (vui128_t a, vui128_t cin) [inline], [static]

Vector Multiply by 10 Extended & write Carry Unsigned Quadword.

Compute the product of a 128 bit value a * 10 + digit(cin). Only the low order 128 bits of the extended product are returned.

processor	Latency	Throughput
power8	15-17	1/cycle
power9	3	1/cycle

Parameters

а	128-bit vector treated as a unsignedint128.
cin	values 0-9 in bits 124:127 of a vector.

Returns

__int128 (upper 128-bits of the 256-bit product) a * 10 >> 128.

7.7.3.39 static vui128_t vec_mul10euq (vui128_t a, vui128_t cin) [inline], [static]

Vector Multiply by 10 extended Unsigned Quadword.

compute the product of a 128 bit value a * 10 + digit(cin). Only the low order 128 bits of the extended product are returned.

processor	Latency	Throughput
power8	13-15	1/cycle
power9	3	1/cycle

Parameters

а	128-bit vector treated as a unsignedint128.
cin	values 0-9 in bits 124:127 of a vector.

Returns

```
__int128 (lower 128-bits) a * 10.
```

7.7.3.40 static vui128_t vec_mul10uq(vui128_t a) [inline], [static]

Vector Multiply by 10 Unsigned Quadword.

compute the product of a 128 bit value a * 10. Only the low order 128 bits of the product are returned.

processor	Latency	Throughput
power8	13-15	1/cycle
power9	3	1/cycle

Parameters

Returns

__int128 (lower 128-bits) a * 10.

7.7.3.41 static vui128_t vec_muleud (vui64_t a, vui64_t b) [inline], [static]

Vector multiply even unsigned doublewords.

Multiple the even 64-bit doublewords of two vector unsigned long values and return the unsigned __int128 product of the even doublewords.

Note

The element numbering changes between big and little-endian. So the compiler and this implementation adjusts the generated code to reflect this.

processor	Latency	Throughput
power8	21-23	1/cycle
power9	8-13	2/cycle

а	128-bit vector unsigned long.
b	128-bit vector unsigned long.

Returns

vector unsigned __int128 product of the even double words of a and b.

7.7.3.42 static vui64_t vec_mulhud (vui64_t vra, vui64_t vrb) [inline], [static]

Vector Multiply High Unsigned Doubleword.

Multiple the corresponding doubleword elements of two vector unsigned long values and return the high order 64-bits, from each 128-bit product.

processor	Latency	Throughput
power8	28-30	1/cycle
power9	11-18	1/cycle

Note

This operation can be used to effectively perform a divide by multiplying by the scaled multiplicative inverse (reciprocal).

Warren, Henry S. Jr and *Hacker's Delight*, 2nd Edition, Addison Wesley, 2013. Chapter 10, Integer Division by Constants.

Parameters

	vra	128-bit vector unsigned long.	
ĺ	vrb	128-bit vector unsigned long.	

Returns

vector of the high order 64-bits of the signed product of the doubleword elements from vra and vrb.

7.7.3.43 static vui128_t vec_mulluq (vui128_t a, vui128_t b) [inline], [static]

Vector Multiply Low Unsigned Quadword.

compute the 256 bit product of two 128 bit values a, b. Only the low order 128 bits of the product are returned.

processor	Latency	Throughput
power8	42-48	1/cycle
power9	16-20	2/cycle

Parameters

а	128-bit vector treated a _	_int128.
b	128-bit vector treated a _	_int128.

Returns

```
__int128 (lower 128-bits) a * b.
```

```
7.7.3.44 static vui128_t vec_muloud ( vui64_t a, vui64_t b ) [inline], [static]
```

Vector multiply odd unsigned doublewords.

Multiple the odd 64-bit doublewords of two vector unsigned long values and return the unsigned __int128 product of the odd doublewords.

Note

The element numbering changes between big and little-endian. So the compiler and this implementation adjusts the generated code to reflect this.

processor	Latency	Throughput
power8	21-23	1/cycle
power9	8-13	2/cycle

Parameters

а	128-bit vector unsigned long.	
b	128-bit vector unsigned long. @ return vector unsigned _	_int128 product of the odd double words of a and b.

```
7.7.3.45 static vui64_t vec_muludm ( vui64_t vra, vui64_t vrb ) [inline], [static]
```

Vector Multiply Unsigned Doubleword Modulo.

Multiple the corresponding doubleword elements of two vector unsigned long values and return the low order 64-bits of the 128-bit product for each element.

Note

vec_muludm can be used for unsigned or signed integers. It is the vector equivalent of Multiply Low Doubleword.

processor	Latency	Throughput
power8	28-30	1/cycle
power9	11-18	1/cycle

vra	128-bit vector unsigned long.
vrb	128-bit vector unsigned long.

Returns

vector of the low order 64-bits of the unsigned product of the doubleword elements from vra and vrb.

7.7.3.46 static vui128_t vec_muludq(vui128_t * mulu, vui128_t a, vui128_t b) [inline], [static]

Vector Multiply Unsigned double Quadword.

compute the 256 bit product of two 128 bit values a, b. The low order 128 bits of the product are returned, while the high order 128-bits are "stored" via the mulu pointer.

processor	Latency	Throughput
power8	56-64	1/cycle
power9	33-39	1/cycle

Parameters

*mulu	pointer to upper 128-bits of the product.	
а	128-bit vector treated aint128.	
b	128-bit vector treated aint128.	

Returns

vector unsigned __int128 (lower 128-bits) of a * b.

7.7.3.47 static vui128_t vec_popentq (vui128_t vra) [inline], [static]

Population Count vector __int128.

Count the number of '1' bits within a vector __int128 and return the count (0-128) in a vector __int128.

processor	Latency	Throughput
power8	15	2/2 cycles
power9	16	2/cycle

Parameters

vra a 128-bit vector treated a __int128.

Returns

a 128-bit vector with bits 121:127 containing the population count.

7.7.3.48 static vui128_t vec_revbq(vui128_t vra) [inline], [static]

byte reverse quadword for a vector __int128.

Return the bytes / octets of a 128-bit vector in reverse order.

processor	Latency	Throughput
power8	2-13	2 cycle
power9	3	2/cycle

Parameters

vra	a 128-bit vector treated a	_int128.
-----	----------------------------	----------

Returns

a 128-bit vector with the bytes in reserve order.

7.7.3.49 static vb128_t vec_setb_cyq(vui128_t vcy) [inline],[static]

Vector Set Bool from Quadword Carry.

If the vector quadword carry bit (vcy.bit[127]) is '1' then return a vector bool __int128 that is all '1's. Otherwise return all '0's.

processor	Latency	Throughput
power8	4 - 6	2/2 cycles
power9	3 - 5	2/cycle

Vector quadword carries are normally the result of a *write-Carry* operation. For example; vec_addcuq(), vec_addcuq(), vec_addcq(), vec_addcq().

Parameters

vcy	a 128-bit vector generated from a write-Carry operation.
-----	--

Returns

a 128-bit vector bool of all '1's if the carry bit is '1'. Otherwise all '0's.

7.7.3.50 static vb128_t vec_setb_ncq (vui128_t vcy) [inline], [static]

Vector Set Bool from Quadword not Carry.

If the vector quadword carry bit (vcy.bit[127]) is '1' then return a vector bool __int128 that is all '0's. Otherwise return all '1's.

processor	Latency	Throughput
power8	4 - 6	2/2 cycles
power9	3 - 5	2/cycle

Vector quadword carries are normally the result of a *write-Carry* operation. For example; vec_addcuq(), vec_addcuq(), vec_addcuq(), vec_addcq().

Parameters

vcy	a 128-bit vector generated from a write-Carry operation.
-----	--

Returns

a 128-bit vector bool of all '1's if the carry bit is '0'. Otherwise all '0's.

7.7.3.51 static vb128_t vec_setb_sq(vi128_t vra) [inline], [static]

Vector Set Bool from Signed Quadword.

If the quadword's sign bit is '1' then return a vector bool __int128 that is all '1's. Otherwise return all '0's.

processor	Latency Throughput	
power8	4 - 6	2/cycle
power9	5 - 8	2/cycle

Parameters

vra	a 128-bit vector treated a signed _	_int128.

Returns

a 128-bit vector bool of all '1's if the sign bit is '1'. Otherwise all '0's.

7.7.3.52 static vui128 t vec sldq (vui128 t vrw, vui128 t vrx, vui128 t vrb) [inline], [static]

Vector Shift Left double Quadword.

Vector Shift Left double Quadword 0-127 bits. Return a vector __int128 that is the left most 128-bits after shifting left 0-127-bits of the 32-byte double vector (vrw||vrx). The shift amount is from bits 121:127 of vrb.

processor	Latency	tency Throughput	
power8	10	1 cycle	
power9	14	1/cycle	

Parameters

vrw	upper 128-bits of the 256-bit double vector.
vrx	lower 128-bits of the 256-bit double vector.
vrb	Shift amount in bits 121:127.

Returns

high 128-bits of left shifted double vector.

7.7.3.53 static vui128_t vec_slq (vui128_t vra, vui128_t vrb) [inline], [static]

Vector Shift Left Quadword.

Vector Shift Left Quadword 0-127 bits. The shift amount is from bits 121-127 of vrb.

processor	Latency	Throughput
power8	4	1/cycle
power9	6	1/cycle

Parameters

vra	a 128-bit vector treated as a _	_int128.
vrb	Shift amount in bits 121:127.	

Returns

Left shifted vector.

7.7.3.54 static vui128_t vec_slq4 (vui128_t vra) [inline], [static]

Deprecated Vector Shift Left 4-bits Quadword. Replaced by vec_slqi with shb param = 4.

Vector Shift Left Quadword 0-127 bits. The shift amount is from bits 121-127 of vrb.

Parameters

vra a 128-bit vector treated aint128.

Returns

Left shifted vector.

7.7.3.55 static vui128_t vec_slq5 (vui128_t vra) [inline], [static]

Deprecated Vector Shift Left 5-bits Quadword. Replaced by vec_slqi with shb param = 5.

Vector Shift Left Quadword 0-127 bits. The shift amount is from bits 121-127 of vrb.

```
@param vra a 128-bit vector treated a __int128.
@return Left shifted vector.
```

7.7.3.56 static vui128_t vec_slqi (vui128_t vra, const unsigned int shb) [inline], [static]

Vector Shift left Quadword Immediate.

Shift left Quadword 0-127 bits. The shift amount is a const unsigned int in the range 0-127. A shift count of 0 returns the original value of vra. Shift counts greater then 127 bits return zero.

processor	Latency	Throughput
power8	2-13	2 cycle
power9	3-15	2/cycle

Parameters

vra	a 128-bit vector treated as aint128	3.
shb	Shift amount in the range 0-127.	

Returns

128-bit vector shifted left shb bits.

7.7.3.57 static vui128 t vec_srq (vui128 t vra, vui128 t vrb) [inline], [static]

Vector Shift right Quadword.

Vector Shift Right Quadword 0-127 bits. The shift amount is from bits 121-127 of vrb.

processor	Latency	Throughput
power8	4	1/cycle
power9	6	1/cycle

Parameters

vra	a 128-bit vector treated as a	_int128.
vrb	Shift amount in bits 121:127.	

Returns

Right shifted vector.

```
7.7.3.58 static vui128_t vec_srq4( vui128_t vra ) [inline], [static]
```

Deprecated Vector Shift right 4-bits Quadword. Replaced by vec srqi with shb param = 4.

Vector Shift Right Quadword 0-127 bits. The shift amount is from bits 121-127 of vrb.

Parameters

```
vra a 128-bit vector treated as a __int128.
```

Returns

Right shifted vector.

```
7.7.3.59 static vui128_t vec_srq5 ( vui128_t vra ) [inline], [static]
```

Deprecated Vector Shift right 5-bits Quadword. Replaced by vec_srqi with shb param = 5.

Vector Shift Right Quadword 0-127 bits. The shift amount is from bits 121-127 of vrb.

Parameters

```
vra a 128-bit vector treated a __int128.
```

Returns

Right shifted vector.

```
7.7.3.60 static vui128_t vec_srqi ( vui128_t vra, const unsigned int shb ) [inline], [static]
```

Vector Shift right Quadword Immediate.

Shift right Quadword 0-127 bits. The shift amount is a const unsigned int in the range 0-127. A shift count of 0 returns the original value of vra. Shift counts greater then 127 bits return zero.

processor	Latency	Throughput
power8	2-13	2 cycle
power9	3-15	2/cycle

vra	a 128-bit vector treated as aint128.
shb	Shift amount in the range 0-127.

Returns

128-bit vector shifted right shb bits.

7.7.3.61 static vui128_t vec_subcuq (vui128_t vra, vui128_t vrb) [inline], [static]

Vector Subtract and Write Carry Unsigned Quadword.

Generate the carry-out of the sum (vra + NOT(vrb) + 1).

processor	Latency	Throughput
power8	4	2/2 cycles
power9	3	2/cycle

Parameters

vra	128-bit vector treated a unsigned _	_int128.
vrb	128-bit vector treated a unsigned _	_int128.

Returns

__int128 carry from the unsigned difference vra - vrb.

7.7.3.62 static vui128_t vec_subecuq (vui128_t vra, vui128_t vrb, vui128_t vrc) [inline], [static]

Vector Subtract Extended and Write Carry Unsigned Quadword.

Generate the carry-out of the sum (vra + NOT(vrb) + vrc.bit[127]).

processor	Latency	Throughput
power8	4	2/2 cycles
power9	3	2/cycle

Parameters

vra	128-bit vector treated a unsignedint128.
vrb	128-bit vector treated a unsignedint128.
vrc	128-bit vector carry-in from bit 127.

Returns

__int128 carry from the extended __int128 difference.

7.7.3.63 static vui128_t vrc, vui128_t vrb, vui128_t vrc) [inline], [static]

Vector Subtract Extended Unsigned Quadword Modulo.

Subtract two vector __int128 values and return result modulo 128-bits.

processor	Latency	Throughput
power8	4	2/2 cycles
power9	3	2/cycle

Parameters

vra	128-bit vector treated an unsignedint128.
vrb	128-bit vector treated an unsignedint128.
vrc	128-bit vector carry-in from bit 127.

Returns

__int128 unsigned difference of vra minus vrb.

7.7.3.64 static vui128_t vec_subuqm (vui128_t vra, vui128_t vrb) [inline], [static]

Vector subtract Unsigned Quadword Modulo.

Subtract two vector __int128 values and return result modulo 128-bits.

processor	Latency	Throughput
power8	4	2/2 cycles
power9	3	2/cycle

Parameters

vra	128-bit vector treated an unsigned _	_int128.
vrb	128-bit vector treated an unsigned _	_int128.

Returns

__int128 unsigned difference of vra minus vrb.

7.7.3.65 static vui128_t vec_vmuleud (vui64_t a, vui64_t b) [inline], [static]

Vector multiply even unsigned doublewords.

Multiple the even 64-bit doublewords of two vector unsigned long values and return the unsigned __int128 product of the even doublewords.

Note

This function implements the operation of a Vector Multiply Even Doubleword instruction, if the PowerISA included such an instruction. This implementation is NOT endian sensitive and the function is stable across BE/LE implementations.

processor	Latency	Throughput
power8	21-23	1/cycle
power9	8-13	2/cycle

Parameters

а	128-bit vector unsigned long.
b	128-bit vector unsigned long.

Returns

vector unsigned __int128 product of the even double words of a and b.

7.7.3.66 static vui128_t vec_vmuloud (vui64_t a, vui64_t b) [inline], [static]

Vector multiply odd unsigned doublewords.

Multiple the odd 64-bit doublewords of two vector unsigned long values and return the unsigned __int128 product of the odd doublewords.

Note

This function implements the operation of a Vector Multiply Odd Doubleword instruction, if the PowerISA included such an instruction. This implementation is NOT endian sensitive and the function is stable across BE/LE implementations.

processor	Latency	Throughput
power8	21-23	1/cycle
power9	8-13	2/cycle

Parameters

а	128-bit vector unsigned long.	
b	128-bit vector unsigned long. @ return vector unsigned _	_int128 product of the odd double words of a and b.

7.8 src/vec_int16_ppc.h File Reference

Header package containing a collection of 128-bit SIMD operations over 16-bit integer elements.

```
#include <vec_char_ppc.h>
```

Functions

static vui16_t vec_absduh (vui16_t vra, vui16_t vrb)

Vector Absolute Difference Unsigned halfword.

static vui16_t vec_clzh (vui16_t vra)

Count Leading Zeros for a vector unsigned short (halfword) elements.

static vui16 t vec mrgahh (vui32 t vra, vui32 t vrb)

Vector Merge Algebraic High Halfword operation.

static vui16_t vec_mrgalh (vui32_t vra, vui32_t vrb)

Vector Merge Algebraic Low Halfword operation.

• static vui16_t vec_mrgeh (vui16_t vra, vui16_t vrb)

Vector Merge Even Halfwords operation.

static vui16_t vec_mrgoh (vui16_t vra, vui16_t vrb)

Vector Merge Odd Halfwords operation.

static vi16_t vec_mulhsh (vi16_t vra, vi16_t vrb)

Vector Multiply High Signed halfword.

static vui16_t vec_mulhuh (vui16_t vra, vui16_t vrb)

Vector Multiply High Unsigned halfword.

• static vui16_t vec_muluhm (vui16_t vra, vui16_t vrb)

Vector Multiply Unsigned halfword Modulo.

• static vui16_t vec_popenth (vui16_t vra)

Vector Population Count halfword.

static vui16_t vec_revbh (vui16_t vra)

byte reverse each halfword of a vector unsigned short.

• static vui16_t vec_slhi (vui16_t vra, const unsigned int shb)

Vector Shift left Halfword Immediate.

static vui16_t vec_srhi (vui16_t vra, const unsigned int shb)

Vector Shift Right Halfword Immediate.

• static vi16_t vec_srahi (vi16_t vra, const unsigned int shb)

Vector Shift Right Algebraic Halfword Immediate.

static vui16_t vec_vmrgeh (vui16_t vra, vui16_t vrb)

Vector Merge Even Halfwords.

static vui16_t vec_vmrgoh (vui16_t vra, vui16_t vrb)

Vector Merge Odd Halfwords.

7.8.1 Detailed Description

Header package containing a collection of 128-bit SIMD operations over 16-bit integer elements.

Most of these operations are implemented in a single instruction on newer (POWER6/POWER7POWER8/PO WER9) processors. This header serves to fill in functional gaps for older (POWER7, POWER8) processors and provides a in-line assembler implementation for older compilers that do not provide the build-ins.

Most vector short (16-bit integer halfword) operations are implemented with PowerISA VMX instructions either defined by the original VMX (AKA Altivec) or added to later versions of the PowerISA. PowerISA 2.07B (POWE ← R8) added several useful halfword operations (count leading zeros, population count) not included in the original VMX. PowerISA 3.0B (POWER9) adds several more (absolute difference, compare not equal, count trailing zeros, extend sign, extract/insert, and reverse bytes). Most of these intrinsic (compiler built-ins) operations are defined in <altivoc.h> and described in the compiler documentation.

Note

The compiler disables associated <altivec.h> built-ins if the **mcpu** target does not enable the specific instruction. For example if you compile with **-mcpu=power7**, vec_vclz and vec_vclzh will not be defined. Another example if you compile with **-mcpu=power8**, vec_revb will not be defined. But vec_vclzh and vec_revbh is always defined in this header. This header provides the appropriate substitutions, will generate the minimum code, appropriate for the target, and produce correct results.

Most ppc64le compilers will default to -mcpu=power8 if not specified.

This header covers operations that are either:

- Implemented in hardware instructions for later processors and useful to programmers, on slightly older processors, even if the equivalent function requires more instructions. Examples include Count Leading Zeros, Population Count and Byte Reverse.
- Defined in the OpenPOWER ABI but *not* yet defined in <altivec.h> provided by available compilers in common use. Examples include Count Leading Zeros, Population Count and Byte Reverse.
- Commonly used operations, not covered by the ABI or <altivec.h>, and require multiple instructions or are not obvious. Examples include the multiply high and shift immediate operations.

7.8.2 Endian problems with halfword operations

It would be useful to provide a vector multiply high halfword (return the high order 16-bits of the 32-bit product) operation. This can be used for multiplicative inverse (effectively integer divide) operations. Neither integer multiply high nor divide are available as vector instructions. However the multiply high halfword operation can be composed from the existing multiply even/odd halfword operations followed by the vector merge even halfword operation. Similarly a multiply low (modulo) halfword operation can be composed from the existing multiply even/odd halfword operations followed by the vector merge odd halfword operation.

As a prerequisite we need to provide the merge even/odd halfword operations. While PowerISA has added these operations for word and doubleword, instructions are nor defined for byte and halfword. Fortunately vector merge operations are just a special case of vector permute. So the vec_vmrgeh() implementation can use vec_perm and appropriate selection vectors to provide these merge operations.

But this is complicated by *little-endian* (LE) support as specified in the OpenPOWER ABI and as implemented in the compilers. Little-endian changes the effective vector element numbering and the location of even and odd elements. This means that the vector built-ins provided by altivec.h may not generate the instructions you would expect.

See also

General Endian Issues
Endian problems with word operations

The OpenPOWER ABI provides a helpful table of Endian Sensitive Operations. For for vec_mule (vmuleuh, vmulesh):

Replace with vmulouh and so on, for LE.

For for vec_mulo (vmulouh, vmulosh):

Replace with vmuleuh and so on, for LE.

Also for vec_perm (vperm) it specifies:

For LE, Swap input arguments and complement the selection vector.

The above is just a sampling of a larger list of Endian Sensitive Operations.

The obvious coding for Vector Multiply High Halfword would be:

A couple problems with this:

- vec_mergee is only defined for vector int/long and float/double (word/doubleword) types.
- vec mergee is endian sensitive and would produce the wrong results in LE mode.
- vec_mule/vec_mulo are endian sensitive and produce the wrong results in LE mode.

The first step is to implement Vector Merge Even Halfword operation:

For big-endian we have a straight forward vec_perm with a permute select vector interleaving even halfwords from vectors vra and vrb.

For little-endian we need to nullify the LE transform applied by the compiler. So the select vector looks like it interleaves odd halfwords from vectors vrb and vra. It also reverses byte numbering within halfwords. The compiler transforms this back into the operation we wanted in the first place. The result is *not* endian sensitive and is stable across BE/LE implementations. Similarly for the Vector Merge Odd Halfword operation.

As good OpenPOWER ABI citizens we should also provide endian sensitive operations vec_mrgeh() vec_mrgoh(). For example:

```
static inline vui16_t
vec_mrgeh (vui16_t vra, vui16_t vrb)
{
#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN_
    return vec_vmrgoh ((vui16_t) vrb, (vui16_t) vra);
#else
    return vec_vmrgeh ((vui16_t) vra, (vui16_t) vrb);
#endif
}
```

Note

This is essentially what the compiler would do for vec_mergee.

Also to follow that pattern established for vec_int32_ppc.h we should provide implementations for Vector Merge Algebraic High/Low Halfword. For example:

```
static inline vui16_t
vec_mrgahh (vui32_t vra, vui32_t vrb)
{
   return vec_vmrgeh ((vui16_t) vra, (vui16_t) vrb);
}
```

This is simpler as we can use the endian invariant vec_vmrgeh() operation. Similarly for Vector Merge Algebraic Low Halfword using vec_vmrgoh().

Note

The inputs are defined as 32-bit to match the results from multiply even/odd halfword.

Now we have all the parts we need to implement multiply high/low halfword. For example Multiply High Unsigned Halfword:

```
static inline vuil6_t
vec_mulhuh (vuil6_t vra, vuil6_t vrb)
{
#if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__
    return vec_mrgahh (vec_mulo (vra, vrb), vec_mule (vra, vrb));
#else
    return vec_mrgahh (vec_mule (vra, vrb), vec_mulo (vra, vrb));
#endif
}
```

Similarly for Multiply High Signed Halfword.

Note

For LE we need to nullify the compiler transform by reversing of the order of vec_mulo/vec_mule. This is required to get the algebraically correct (multiply high) result.

Finally we can implement the Multiply Low Halfword which by PowerISA conventions is called Multiply Unsigned Halfword Modulo:

```
static inline vui16_t
vec_muluhm (vui16_t vra, vui16_t vrb)
{
    #if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__
    return vec_mrgalh (vec_mulo (vra, vrb), vec_mule (vra, vrb));
#else
    return vec_mrgalh (vec_mule (vra, vrb), vec_mulo (vra, vrb));
#endif
}
```

Note

We use the endian stable vec_mrgalh() for multiply low. Again for LE we have to nullify the compiler transform by reversing of the order of vec_mulo/vec_mule. This is required to get the algebraically correct (multiply high) result.

vec_muluhm() works for signed and unsigned multiply low (modulo).

7.8.2.1 Multiply High Unsigned Halfword Example

So what does the compiler generate after unwinding three levels of inline functions. For this test case:

```
vui16_t
__test_mulhuh (vui16_t a, vui16_t b)
{
   return vec_mulhuh (a, b);
}
```

The GCC 8 compiler targeting powerpc64le and -mcpu=power8 generates:

```
addis r9,r2,.rodata.cst16@ha
vmulouh v1,v2,v3
vmuleuh v2,v2,v3
addi r9,r9,.rodata.cst16@l
lvx v0,0,r9
xxlnor vs32,vs32,vs32
vperm v2,v2,v1,v0
```

The addis, addi, lvx instruction sequence loads the permute selection constant vector. The xxlnor instruction complements the selection vector for LE. These instructions are only needed once per function and can be hoisted out of loops and shared across instances of vec_mulhuh(). Which might look like this:

```
addis r9,r2,.rodata.cst16@ha
addi r9,r9,.rodata.cst16@l
lvx v0,0,r9
xxlnor vs32,vs32,vs32
...
Loop:

vmulouh v1,v2,v3
vmuleuh v2,v2,v3
vperm v2,v2,v1,v0
...
```

The vmulouh, vmuleuh, vperm instruction sequence is the core of the function. They multiply the elements and selects/merges the high order 16-bits of each product into the result vector.

7.8.3 Examples, Divide by integer constant

Suppose we have a requirement to convert an array of 16-bit unsigned short values to decimal. The classic *itoa* implementation performs a sequence of divide / modulo by 10 operations that produce one (decimal) value per iteration, until the divide returns 0.

For this example we want to vectorize the operation and the PowerISA (and most other platforms) does not provide a vector integer divide instruction. But we do have vector integer multiply. As we will see the multiply high defined above is very handy for applying the multiplicative inverse. Also, the conversion divide is a constant value applied across the vector which simplifies the coding.

Here we can use the multiplicative inverse which is a scaled fixed point fraction calculated from the original divisor. This works nicely if the fixed radix point is just before the 16-bit fraction and we have a multiply high (vec_mulhuh()) operation. Multiplying a 16-bit unsigned integer by a 16-bit unsigned fraction generates a 32-bit product with 16-bits above (integer) and below (fraction) the radix point. The high 16-bits of the product is a good approximation of the integer quotient.

It turns out that generating the multiplicative inverse can be tricky. To produce correct results over the full range, requires possible pre-scaling and post-shifting, and sometimes a corrective addition. Fortunately, the mathematics are well understood and are commonly used in optimizing compilers. Even better, Henry Warren's book has a whole chapter on this topic.

See also

"Hacker's Delight, 2nd Edition," Henry S. Warren, Jr, Addison Wesley, 2013. Chapter 10, Integer Division by Constants.

7.8.3.1 Divide by constant 10 examples

In the chapter above;

Figure 10-2 Computing the magic number for unsigned division.

provides a sample C function for generating the magic number (actually a struct containing; the magic multiplicative inverse, "add" indicator, and the shift amount). For the 16-bit unsigned divisor 10, this is { 52429, 0, 3 }:

- the multiplier is 52429.
- · no corrective add of the dividend is required.
- the final shift is 3-bits right.

Which could look like this:

```
vui16_t
__test_div10 (vui16_t n)
{
  vui16_t q;
  // M= 52429, a=0, s=3
  vui16_t magic = vec_splats ((unsigned short) 52429);
  const int s = 3;
  q = vec_mulhuh (magic, n);
  return vec_srhi (q, s);
}
```

But we also need the modulo to extract each digit. The simplest and oldest technique is to multiply the quotient by the divisor (constant 10) and subtract that from the original dividend. Here we can use the vec_muluhm() operation we defined above. Which could look like this:

```
vui16_t
__test_mod10 (vui16_t n)
{
  vui16_t q;
  // M= 52429, a=0, s=3
  vui16_t magic = vec_splats ((unsigned short) 52429);
  vui16_t c_10 = vec_splats ((unsigned short) 10);
  const int s = 3;
  vui16_t tmp, rem, q_10;

  q = vec_mulhuh (magic, n);
  q_10 = vec_srhi (q, s);
  tmp = vec_mulhuh (q_10, c_10);
  rem = vec_sub (n, tmp);
  return rem;
}
```

Note

vec_sub() and vec_splats() are an existing altivec.h generic built-ins.

7.8.3.2 Divide by constant 10000 example

As we mentioned above, some divisors require an add before the shift as a correction. For the 16-bit unsigned divisor 10000 this is { 41839, 1, 14 }:

- · the multiplier is 41839.
- corrective add of the dividend is required.
- · the final shift is 14-bits right.

In this case the perfect multiplier is too large (>= 2**16). So the magic multiplier is reduced by 2**16 and to correct for this we need to add the dividend to the product. This add may generate a carry that must be included in the shift. Here vec_avg handles the 17-bit sum internally before shifting right 1. But vec_avg adds an extra +1 (for rounding) that we don't want. So we use (n-1) for the product correction then complete the operation with shift right (s-1). Which could look like this:

```
vui16_t
   _test_div10000 (vui16_t n)
{
    vui16_t result, q;
    // M= 41839, a=1, s=14
    vui16_t magic = vec_splats ((unsigned short) 41839);
    const int s = 14;
    vui16_t tmp, rem;

    q = vec_mulhuh (magic, n);
    {
       const vui16_t vec_ones = vec_splat_u16 ( 1 );
       vui16_t n_1 = vec_sub (n, vec_ones);
       // avg = (q + (n-1) + 1) >> 1
       q = vec_avg (q, n_1);
       result = vec_srhi (q, (s - 1));
    }
    return result;
}
```

Note

vec_avg(), vec_sub(), vec_splats() and vec_splat_u16() are existing altivec.h generic built-ins.

The modulo computation remains the same as Divide by constant 10 examples.

7.8.4 Performance data.

We can use the example above (see Multiply High Unsigned Halfword Example) to illustrate the performance metrics pveclib provides. For vec_mulhuh() the core operation is the sequence vmulouh/vmuleuh/vperm. This represents the best case latency, when it is used multiple times in a single larger function.

The compiler notes that vmulouh/vmuleuh are independent instructions that can execute concurrently (in separate vector pipelines). The compiler schedules them to issue in same cycle. The latency for vmulouh/vmuleuh is listed as 7 cycle and the throughput of 2 per cycle (there are 2 vector pipes for multiply). As we assume this function will use both vector pipelines, the throughput for this function is reduced to 1 per cycle.

We still need to select/merge the results. The vperm instruction is dependent on the execution of both vmulouh/vmuleuh and load of the select vector complete. For this case we assume that the load of the permute select vector has already executed. The processor can not issue the vperm until both vmulouh/vmuleuh instructions execute. The latency for vperm is 2 cycles (3 on POWER9). So the best case latency for this operation is is (7 + 2 = 9) cycles (10 on POWER9).

Looking at the first or only execution of vec_mulhuh() in a function defines the worse case latency. Here we have to include the permute select vector load and (for LE) the select vector complement. However this case provides additional multiple pipe parallelism that needs to be accounted for in the latencies.

The compiler notes that addis/vmulouh/vmuleuh are independent instructions that can execute concurrently in separate pipelines. So the compiler schedules them to issue in same cycle. The latency for vmulouh/vmuleuh is 7 cycles while the addis latency is only 2 cycles. The dependent addi instruction can issue in the 3rd cycle, while vmulouh/vmuleuh are still executing. The addi also has a 2 cycle latency, so the dependent lvx can issue in the 5th cycle, while vmulouh/vmuleuh are still executing. The lvx has a latency of 5 cycles and will not complete execution until 2 cycles after vmulouh/vmuleuh. The dependent xxlnor is waiting of the load (lvx) and has a latency of 2 cycles.

So there are two independent instruction sequences; vmulouh/vmuleuh and addis/addi/lvx/xxlnor. Both must complete execution before the vperm can issue and complete the operation. The later sequence has the longer (2+2+5+2=11) latency and dominates the timing. So the worst latency for the full sequence is (2+2+5+2+2 = 13) cycles (14 on POWER9).

processor	Latency	Throughput
power8	9-13	1/cycle
power9	10-14	1/cycle

7.8.4.1 More information.

High level performance estimates are provided as an aid to function selection when evaluating algorithms. For background on how *Latency* and *Throughput* are derived see: Performance data.

7.8.5 Function Documentation

7.8.5.1 static vui16_t vec_absduh (vui16_t vra, vui16_t vrb) [inline], [static]

Vector Absolute Difference Unsigned halfword.

Compute the absolute difference for each halfword. For each unsigned halfword, subtract VRB[i] from VRA[i] and return the absolute value of the difference.

processor	Latency	Throughput
power8	4	1/cycle
power9	3	2/cycle

Parameters

vra	vector of 8 x unsigned halfword
vrb	vector of 8 x unsigned halfword

Returns

vector of the absolute differences.

7.8.5.2 static vui16_t vec_clzh (vui16_t vra) [inline], [static]

Count Leading Zeros for a vector unsigned short (halfword) elements.

Count the number of leading '0' bits (0-16) within each halfword element of a 128-bit vector.

For POWER8 (PowerISA 2.07B) or later use the Vector Count Leading Zeros Halfword instruction **vclzh**. Otherwise use sequence of pre 2.07 VMX instructions.

Note

SIMDized count leading zeros inspired by: Warren, Henry S. Jr and *Hacker's Delight*, 2nd Edition, Addison Wesley, 2013. Chapter 5 Counting Bits, Figure 5-12.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

vra 128-bit vector treated as 8 x 16-bit integer (halfword) element	ts.
---	-----

Returns

128-bit vector with the Leading Zeros count for each halfword element.

7.8.5.3 static vui16_t vec_mrgahh (vui32_t vra, vui32_t vrb) [inline], [static]

Vector Merge Algebraic High Halfword operation.

Merge only the high halfwords from 8 x Algebraic words across vectors vra and vrb. This is effectively the Vector Merge Even Halfword operation that is not modified for endian.

For example merge the high 16-bits from each of 8 x 32-bit products as generated by vec_muleuh/vec_mulouh. This result is effectively a vector multiply high unsigned halfword.

processor	Latency	Throughput
power8	2-13	2/cycle
power9	3-14	2/cycle

Parameters

vra	128-bit vector unsigned int.
vrb	128-bit vector unsigned int.

Returns

A vector merge from only the high halfwords of the 8 x Algebraic words across vra and vrb.

7.8.5.4 static vui16_t vec_mrgalh (vui32_t vra, vui32_t vrb) [inline], [static]

Vector Merge Algebraic Low Halfword operation.

Merge only the low halfwords from 8 x Algebraic words across vectors vra and vrb. This is effectively the Vector Merge Odd Halfword operation that is not modified for endian.

For example merge the low 16-bits from each of 8 x 32-bit products as generated by vec_muleuh/vec_mulouh. This result is effectively a vector multiply low unsigned halfword.

processor	Latency	Throughput
power8	2-13	2/cycle
power9	3-14	2/cycle

Parameters

vra	128-bit vector unsigned int.
vrb	128-bit vector unsigned int.

Returns

A vector merge from only the high halfwords of the 8 x Algebraic words across vra and vrb.

7.8.5.5 static vui16_t vec_mrgeh (vui16_t vra, vui16_t vrb) [inline], [static]

Vector Merge Even Halfwords operation.

Merge the even halfword elements from the concatenation of 2 x vectors (vra and vrb).

Note

The element numbering changes between big and little-endian. So the compiler and this implementation adjusts the generated code to reflect this.

processor	Latency	Throughput
power8	2-13	2/cycle
power9	3-14	2/cycle

Parameters

vra	128-bit vector unsigned short.
vrb	128-bit vector unsigned short.

Returns

A vector merge from only the even halfwords of vra and vrb.

7.8.5.6 static vui16_t vec_mrgoh (vui16_t vra, vui16_t vrb) [inline], [static]

Vector Merge Odd Halfwords operation.

Merge the odd halfword elements from the concatenation of 2 x vectors (vra and vrb).

Note

The element numbering changes between big and little-endian. So the compiler and this implementation adjusts the generated code to reflect this.

processor	Latency	Throughput
power8	2-13	2/cycle
power9	3-14	2/cycle

Parameters

vra	128-bit vector unsigned short.
vrb	128-bit vector unsigned short.

Returns

A vector merge from only the odd halfwords of vra and vrb.

7.8.5.7 static vi16_t vec_mulhsh (vi16_t vra, vi16_t vrb) [inline], [static]

Vector Multiply High Signed halfword.

Multiple the corresponding halfword elements of two vector signed short values and return the high order 16-bits, for each 32-bit product element.

processor	Latency	Throughput
power8	9-13	1/cycle
power9	10-14	1/cycle

Parameters

vra	128-bit vector signed short.
vrb	128-bit vector signed short.

Returns

vector of the high order 16-bits of the product of the halfword elements from vra and vrb.

7.8.5.8 static vui16_t vec_mulhuh (vui16_t vra, vui16_t vrb) [inline], [static]

Vector Multiply High Unsigned halfword.

Multiply the corresponding halfword elements of two vector unsigned short values and return the high order 16-bits, for each 32-bit product element.

processor	Latency	Throughput
power8	9-13	1/cycle
power9	10-14	1/cycle

Parameters

vra	128-bit vector unsigned short.
vrb	128-bit vector unsigned short.

Returns

vector of the high order 16-bits of the product of the halfword elements from vra and vrb.

7.8.5.9 static vui16_t vec_muluhm (vui16_t vra, vui16_t vrb) [inline], [static]

Vector Multiply Unsigned halfword Modulo.

Multiply the corresponding halfword elements of two vector unsigned short values and return the low order 16-bits of the 32-bit product for each element.

Note

vec_muluhm can be used for unsigned or signed short integers. It is the vector equivalent of Multiply Low Halfword.

processor	Latency	Throughput
power8	9-13	1/cycle
power9	10-14	1/cycle

Parameters

vra	128-bit vector unsigned short.
vrb	128-bit vector unsigned short.

Returns

vector of the low order 16-bits of the unsigned product of the halfword elements from vra and vrb.

7.8.5.10 static vui16_t vec_popenth (vui16_t vra) [inline], [static]

Vector Population Count halfword.

Count the number of '1' bits (0-16) within each byte element of a 128-bit vector.

For POWER8 (PowerISA 2.07B) or later use the Vector Population Count Halfword instruction. Otherwise use simple Vector (VMX) instructions to count bits in bytes in parallel.

Note

SIMDized population count inspired by: Warren, Henry S. Jr and *Hacker's Delight*, 2nd Edition, Addison Wesley, 2013. Chapter 5 Counting Bits, Figure 5-2.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

vra	128-bit vector treated as 8 x 16-bit integers (halfword) elements.
-----	--

Returns

128-bit vector with the population count for each halfword element.

7.8.5.11 static vui16_t vec_revbh (vui16_t vra) [inline], [static]

byte reverse each halfword of a vector unsigned short.

For each halfword of the input vector, reverse the order of bytes / octets within the halfword.

processor	Latency	Throughput
power8	2-11	2/cycle
power9	3	2/cycle

Parameters

vra	a 128-bit vector unsigned short.

Returns

a 128-bit vector with the bytes of each halfword reversed.

7.8.5.12 static vui16_t vec_slhi (vui16_t vra, const unsigned int shb) [inline], [static]

Vector Shift left Halfword Immediate.

Shift left each halfword element [0-7], 0-15 bits, as specified by an immediate value. The shift amount is a const unsigned int in the range 0-15. A shift count of 0 returns the original value of vra. Shift counts greater then 15 bits return zero.

processor	Latency	Throughput
power8	4-11	2/cycle
power9	5-11	2/cycle

Parameters

vra	a 128-bit vector treated as a vector unsigned short.
shb	Shift amount in the range 0-15.

Returns

128-bit vector unsigned short, shifted left shb bits.

7.8.5.13 static vi16_t vec_srahi (vi16_t vra, const unsigned int shb) [inline], [static]

Vector Shift Right Algebraic Halfword Immediate.

Shift right algebraic each halfword element [0-7], 0-15 bits, as specified by an immediate value. The shift amount is a const unsigned int in the range 0-15. A shift count of 0 returns the original value of vra. Shift counts greater then 7 bits return the sign bit propagated to each bit of each element.

processor	Latency	Throughput
power8	4-11	2/cycle
power9	5-11	2/cycle

Parameters

vra	a 128-bit vector treated as a vector signed char.
shb	Shift amount in the range 0-7.

Returns

128-bit vector signed short, shifted right shb bits.

7.8.5.14 static vui16_t vec_srhi (vui16_t vra, const unsigned int shb) [inline], [static]

Vector Shift Right Halfword Immediate.

Shift right each halfword element [0-7], 0-15 bits, as specified by an immediate value. The shift amount is a const unsigned int in the range 0-15. A shift count of 0 returns the original value of vra. Shift counts greater then 15 bits return zero.

processor	Latency	Throughput
power8	4-11	2/cycle
power9	5-11	2/cycle

Parameters

vra	a 128-bit vector treated as a vector unsigned short.	
shb	Shift amount in the range 0-15.	

Returns

128-bit vector unsigned short, shifted right shb bits.

```
7.8.5.15 static vui16_t vec_vmrgeh ( vui16_t vra, vui16_t vrb ) [inline], [static]
```

Vector Merge Even Halfwords.

Merge the even halfword elements from the concatenation of 2 x vectors (vra and vrb).

Note

This function implements the operation of a Vector Merge Even Halfword instruction, if the PowerISA included such an instruction. This implementation is NOT endian sensitive and the function is stable across BE/LE implementations. Using big-endian element numbering:

- res[0] = vra[0];
- res[1] = vrb[0];
- res[2] = vra[2];
- res[3] = vrb[2];
- res[4] = vra[4];
- res[5] = vrb[4];
- res[6] = vra[6];
- res[7] = vrb[6];

processor	Latency	Throughput
power8	2-13	2/cycle
power9	3-14	2/cycle

Parameters

vra 128-bit vector unsign		128-bit vector unsigned short.
	vrb	128-bit vector unsigned short.

Returns

A vector merge from only the even halfwords of vra and vrb.

```
7.8.5.16 static vui16_t vec_vmrgoh ( vui16_t vra, vui16_t vrb ) [inline], [static]
```

Vector Merge Odd Halfwords.

Merge the odd halfword elements from the concatenation of 2 x vectors (vra and vrb).

Note

This function implements the operation of a Vector Merge Odd Halfword instruction, if the PowerISA included such an instruction. This implementation is NOT endian sensitive and the function is stable across BE/LE implementations. Using big-endian element numbering:

- res[0] = vra[1];
- res[1] = vrb[1];
- res[2] = vra[3];
- res[3] = vrb[3];
- res[4] = vra[5];
- res[5] = vrb[5];
- res[6] = vra[7];
- res[7] = vrb[7];

processor	Latency	Throughput
power8	2-13	2/cycle
power9	3-14	2/cycle

Parameters

vra	128-bit vector unsigned short.
vrb	128-bit vector unsigned short.

Returns

A vector merge from only the odd halfwords of vra and vrb.

7.9 src/vec_int32_ppc.h File Reference

Header package containing a collection of 128-bit SIMD operations over 32-bit integer elements. Most of these operations are implemented in a single instruction on newer (POWER8/POWER9) processors. This header serves to fill in functional gaps for older (POWER7, POWER8) processors and provides a in-line assembler implementation for older compilers that do not provide the build-ins.

```
#include <vec_int16_ppc.h>
```

Functions

static vui32_t vec_absduw (vui32_t vra, vui32_t vrb)

Vector Absolute Difference Unsigned Word.

static vui32_t vec_clzw (vui32_t vra)

Vector Count Leading Zeros word.

static vui32_t vec_mrgahw (vui64_t vra, vui64_t vrb)

Vector Merge Algebraic High Words.

• static vui32_t vec_mrgalw (vui64_t vra, vui64_t vrb)

Vector merge Algebraic low words.

```
    static vui32_t vec_mrgew (vui32_t vra, vui32_t vrb)

      Vector Merge Even Words.

    static vui32_t vec_mrgow (vui32_t vra, vui32_t vrb)

      Vector Merge Odd Words.

    static vi64 t vec mulesw (vi32 t a, vi32 t b)

      Vector multiply even signed words.

    static vi64 t vec mulosw (vi32 t a, vi32 t b)

      Vector multiply odd signed words.
• static vui64 t vec muleuw (vui32 t a, vui32 t b)
      Vector multiply even unsigned words.

    static vui64 t vec mulouw (vui32 t a, vui32 t b)

      Vector multiply odd unsigned words.

    static vi32_t vec_mulhsw (vi32_t vra, vi32_t vrb)

      Vector Multiply High Signed Word.

    static vui32 t vec mulhuw (vui32 t vra, vui32 t vrb)

      Vector Multiply High Unsigned Word.

    static vui32_t vec_muluwm (vui32_t a, vui32_t b)

      Vector Multiply Unsigned Word Modulo.

    static vui32_t vec_popentw (vui32_t vra)

      Vector Population Count word.

    static vui32_t vec_revbw (vui32_t vra)

      byte reverse each word of a vector unsigned int.

    static vui32_t vec_slwi (vui32_t vra, const unsigned int shb)

      Vector Shift left Word Immediate.

    static vi32_t vec_srawi (vi32_t vra, const unsigned int shb)

      Vector Shift Right Algebraic Word Immediate.

    static vui32_t vec_srwi (vui32_t vra, const unsigned int shb)

      Vector Shift Right Word Immediate.
```

7.9.1 Detailed Description

Header package containing a collection of 128-bit SIMD operations over 32-bit integer elements. Most of these operations are implemented in a single instruction on newer (POWER8/POWER9) processors. This header serves to fill in functional gaps for older (POWER7, POWER8) processors and provides a in-line assembler implementation for older compilers that do not provide the build-ins.

Most vector int (32-bit integer word) operations are implemented with PowerISA VMX instructions either defined by the original VMX (AKA Altivec) or added to later versions of the PowerISA. Vector word-wise merge, shift, and splat operations were added with VSX in PowerISA 2.06B (POWER7). PowerISA 2.07B (POWER8) added several useful word wise operations (multiply, merge even/odd, count leading zeros, population count) not included in the original VMX. PowerISA 3.0B (POWER9) adds several more (compare not equal, count trailing zeros, extend sign, extract/insert, and parity). Most of these intrinsic (compiler built-ins) operations are defined in <altivoc.h> and described in the compiler documentation.

Note

The compiler disables associated <altivec.h> built-ins if the **mcpu** target does not enable the specific instruction. For example if you compile with **-mcpu=power7**, vec_vclz and vec_vclzw will not be defined. Another example if you compile with **-mcpu=power8**, vec_revb will not be defined. This header provides the appropriate substitutions, will generate the minimum code, appropriate for the target, and produce correct results. Most ppc64le compilers will default to -mcpu=power8 if not specified.

The newly introduced vector operations imply some useful composite operations. For example, we can make the vector multiply even/odd/modulo word operations available for older compilers. And provide implementations for older (POWER7 and earlier) processors using the original VMX operations.

This header covers operations that are either:

- Implemented in hardware instructions for later processors and useful to programmers, on slightly older processors, even if the equivalent function requires more instructions. Examples include the multiply even/odd/modulo word operations.
- Defined in the OpenPOWER ABI but *not* yet defined in <altivec.h> provided by available compilers in common use. Examples include Count Leading Zeros, Population Count and Byte Reverse.
- Commonly used operations, not covered by the ABI or <altivec.h>, and require multiple instructions or are not obvious. Examples include the shift immediate, merge algebraic high/low, and multiply high operations.

7.9.2 Endian problems with word operations

It would be useful to provide a vector multiply high word (return the high order 32-bits of the 64-bit product) operation. This can be used for multiplicative inverse (effectively integer divide) operations. Neither integer multiply high nor divide are available as vector instructions. However the multiply high word operation can be composed from the existing multiply even/odd word operations followed by the vector merge even word instruction.

As a prerequisite we need to provide the merge even/odd word operations for older compilers and an implementation for older (POWER7) processors. Fortunately vector merge operations are just a special case of vector permute. So the POWER7 (and earlier) implementation can use vec_perm and appropriate selection vectors to provide these merge operations.

But this is complicated by *little-endian* (LE) support as specified in the OpenPOWER ABI and as implemented in the compilers. Little-endian changes the effective vector element numbering and the location of even and odd elements. This means that the vector built-ins provided by altivec.h may not generate the instructions you would expect.

See also

General Endian Issues

The OpenPOWER ABI provides a helpful table of Endian Sensitive Operations. For vec_mergee (vmrgew) it specifies:

Swap inputs and use vmrgow, for LE.

Also for vec_mule (vmuleuw, vmulesw):

Replace with vmulouw and so on, for LE.

Also for vec_perm (vperm) it specifies:

For LE, Swap input arguments and complement the selection vector.

The above is just a sampling of a larger list of Endian Sensitive Operations.

So the obvious coding for Vector Multiply High Word:

Would produce the expected code and correct results when compiled for BE:

```
<test_mulhw>:
     vmuleuw v0,v2,v3
     vmuluuw v2,v2,v3
     vmrgew v2,v0,v2
     blr
```

But the following and wrong code for LE:

```
<test_mulhw>:
    vmulouw v0,v2,v3
    vmuleuw v2,v2,v3
    vmrgow v2,v2,v0
    blr
```

The compiler swapped the multiplies even for odd and odd of even. That is somewhat mitigated by swapping the input arguments in the merge. But changing the merge from even to odd actually returns the low order 32-bits of the product. This is not the correct result for multiply high.

This header provides implementations of vector merge even/odd word (vec_mrgew() and vec_mrgow()) that support older compilers and older (POWER7) processor. Similarly for the multiply Even/odd unsigned/signed word instructions (vec_mulesw(), vec_muleuw() and vec_mulouw()). These implementations include the mandated LE transforms.

7.9.2.1 Vector Merge Algebraic High Word example

This header also provides the higher level operations Vector Merge Algebraic High/low Word (vec_mrgahw() and vec_mrgalw()). These implementations generate the correct merge even/odd word instruction for the operation independent of endian.

Note

The parameters are vector unsigned long (vui64_t) to match results from vec_muleuw() and vec_mulouw().

```
static inline vui32_t
vec_mrgahw (vui64_t vra, vui64_t vrb)
  vui32_t res;
#ifdef _ARCH_PWR8
#ifdef vec_vmrgew // Use altivec.h builtins
#if _BYTE_ORDER_ == _ORDER_LITTLE_ENDIAN__
// really want vmrgew here! So do the opposite.
 res = vec_vmrqow ((vui32_t)vrb, (vui32_t)vra);
#else
 res = vec_vmrgew ((vui32_t) vra, (vui32_t) vrb);
#else // Generate vmrgew directly in assembler
  : "v" (vra),
      "v" (vrb)
      : );
#endif
#else // POWER7 and earlier, Assume BE only
 const vui32_t vconstp =
     CONST_VINT32_W(0x00010203, 0x10111213, 0x08090a0b, 0x18191a1b);
 res = (vui32_t) vec_perm ((vui8_t) vra, (vui8_t) vrb, (
      vui8_t) vconstp);
#endif
  return (res);
```

The implementation is a bit complicated so that is can nullify the unwanted LE transformation of vec_vmrgew(), in addition to handling older and compilers and processors.

7.9.2.2 Vector Multiply High Unsigned Word example

Now we can implement Vector Multiply High Unsigned Word (vec_mulhuw()):

```
static inline vui32_t
vec_mulhuw (vui32_t vra, vui32_t vrb)
{
    #if __BYTE_ORDER__ == __ORDER_LITTLE_ENDIAN__
    return vec_mrgahw (vec_mulouw (vra, vrb), vec_muleuw (vra, vrb));
#else
    return vec_mrgahw (vec_muleuw (vra, vrb), vec_mulouw (vra, vrb));
#endif
}
```

Again the implementation is more complicated than expected as we still have to nullify the LE transformation associated with multiply even/odd.

The good news is all this complexity is contained within pveclib and the generated code is still just 3 instructions.

```
vmulouw v0,v2,v3
vmuleuw v2,v2,v3
vmrgew v2,v2,v0
```

7.9.3 Vector Word Examples

Suppose we have a requirement to convert an array of 32-bit time-interval values that need to convert to timespec format. For simplicity we will also assume that the array is nicely (Quadword) aligned and an integer multiple of 4 words.

The PowerISA provides a 64-bit TimeBase register that clocks at a constant 512MHz. The TimeBase can be read directly as either the full 64-bit value or as 32-bit upper and lower halves. For this example we assume that the lower 32-bits of the TimeBase is sufficient to compute intervals (\sim 8.38 seconds). TimeBase values of adjacent events are subtracted to generate the intervals stored in the array.

The timespec format it a struct of unsigned int fields for seconds and microseconds. So the task is to convert the 512MHz TimeBase intervals to microseconds and then split the integer seconds and microseconds for the timespec.

First the TimeBase to microseconds conversion is simply (1000000 / 512000000) which reduces to (1 / 512) or divide by 512. The vector unit does not provide integer divide but luckily, 512 is a power of 2 and we can shift right. If we don't care for the niceties of rounding we can simply shift right 9 bits:

```
tb_usec = vec_srwi (*tb++, 9);
```

But if we decide that rounding is important we can leverage the Vector Average Unsigned Word (vavguw) instruction. Here we need to add 256 (512 / 2 = 256) to the timeBase interval before we shift right.

But we need to reverse engineer the vavguw operation to get the results we want. For each word, vavguw computes the sum of A and B plus 1, then shifts the 33-bit sum right 1 bit. We can effectively round by passing the rounding factor as the B operand to the vec_avg() built-in. But we get a +1 and 1 bit right shift for free. So in this case the rounding constant is 256-1 = 255. And we only need to shift an additional 8 bits to complete the conversion:

```
const vui32_t rnd_512 =
   { (256-1), (256-1), (256-1), (256-1) };
// Convert 512MHz timebase to microseconds with rounding.
tmp = vec_avg (*tb++, rnd_512);
tb_usec = vec_srwi (tmp, 8);
```

Note

vec_avg() is an existing altivec.h generic built-in.

Next we need to separate TimeBase microseconds into the integer seconds and microseconds. Normally scalar codes would use integer divide/modulo by 1000000. Did I mention that the PowerISA vector unit does not have a integer divide operation?

Instead we can use the multiplicative inverse which is a scaled fixed point fraction calculated from the original divisor. This works nicely if the fixed radix point is just before the 32-bit fraction and we have a multiply high (vec_mulhuw()) operation. Multiplying a 32-bit unsigned integer by a 32-bit unsigned fraction generates a 64-bit product with 32-bits above (integer) and below (fraction) the radix point. The high 32-bits of the product is the integer quotient.

It turns out that generating the multiplicative inverse can be tricky. To produce correct results over the full analysis, possible pre-scaling and post-shifting, and sometimes a corrective addition is necessary. Fortunately the mathematics are well understood and are commonly used in optimizing compilers. Even better, Henry Warren's book has a whole chapter on this topic.

See also

"Hacker's Delight, 2nd Edition," Henry S. Warren, Jr, Addison Wesley, 2013. Chapter 10, Integer Division by Constants.

In the chapter above;

Figure 10-2 Computing the magic number for unsigned division.

provides a sample C function for generating the magic number (actually a struct containing; the magic multiplicative inverse, "add" indicator, and the shift amount.). For the divisor 1000000 this is { 1125899907, 0 , 18 }:

- the multiplier is 1125899907.
- · no corrective add of the dividend is required.
- · the final shift is 18-bits right.

```
const vui32_t mul_invs_1m =
   { 1125899907, 1125899907, 1125899907 };
const int shift_1m = 18;

tmp = vec_mulhuw (tb_usec, mul_invs_1m);
seconds = vec_srwi (tmp, shift_1m);
```

Now we need to compute the remainder to get microseconds.

```
const vui32_t usec_sec =
   { 1000000, 1000000, 1000000, 1000000 };

tmp = vec_muluwm (seconds, usec_sec);
useconds = vec_sub (tb_usec, tmp);
```

Finally we need to merge the vectors of seconds and useconds into vectors of timespec.

```
timespec1 = vec_mergeh (seconds, useconds);
timespec2 = vec_mergel (seconds, useconds);
```

Note

vec_sub(), vec_mergeh(), and vec_mergel() are an existing altivec.h generic built-ins.

7.9.3.1 Vectorized TimeBase conversion example

Here is the complete vectorized TimeBase to timespec conversion example:

```
void
example_convert_timebase (vui32_t *tb, vui32_t *timespec, int n)
  const vui32\_t rnd\_512 =
  { (256-1), (256-1), (256-1) }; // Magic numbers for multiplicative inverse to divide by 1,000,000
  // are 1125899907 and shift right 18 bits.
  const vui32_t mul_invs_1m =
    { 1125899907, 1125899907, 1125899907, 1125899907 };
  const int shift_1m = 18;
  // Need const for microseconds/second to extract remainder.
  const vui32_t usec_sec =
  { 1000000, 1000000, 1000000, 1000000 };
vui32_t tmp, tb_usec, seconds, useconds;
  vui32_t timespec1, timespec2;
  int i;
  for (i = 0; i < n; i++)
       // Convert 512MHz timebase to microseconds with rounding.
       tmp = vec_avg (*tb++, rnd_512);
       tb_usec = vec_srwi (tmp, 8);
       // extract integer seconds from tb_usec.
      tmp = vec_mulhuw (tb_usec, mul_invs_1m);
      seconds = vec_srwi (tmp, shift_lm);
// Extract remainder microseconds.
       tmp = vec_muluwm (seconds, usec_sec);
       useconds = vec_sub (tb_usec, tmp);
       // Use merge high/low to interleave seconds and useconds in timespec.
      timespec1 = vec_mergeh (seconds, useconds);
timespec2 = vec_mergel (seconds, useconds);
       // Store timespec.
       *timespec++ = timespec1;
*timespec++ = timespec2;
```

7.9.4 Performance data.

High level performance estimates are provided as an aid to function selection when evaluating algorithms. For background on how *Latency* and *Throughput* are derived see: Performance data.

7.9.5 Function Documentation

```
7.9.5.1 static vui32_t vec_absduw ( vui32_t vra, vui32_t vrb ) [inline], [static]
```

Vector Absolute Difference Unsigned Word.

Compute the absolute difference for each word. For each unsigned word, subtract VRB[i] from VRA[i] and return the absolute value of the difference.

processor	Latency	Throughput
power8	4	1/cycle
power9	3	2/cycle

Parameters

vra	vector of 4 x unsigned words
vrb	vector of 4 x unsigned words

Returns

vector of the absolute differences.

7.9.5.2 static vui32_t vec_clzw (vui32_t vra) [inline], [static]

Vector Count Leading Zeros word.

Count the number of leading '0' bits (0-32) within each word element of a 128-bit vector.

For POWER8 (PowerISA 2.07B) or later use the Vector Count Leading Zeros Word instruction **vclzw**. Otherwise use sequence of pre 2.07 VMX instructions. SIMDized count leading zeros inspired by:

Warren, Henry S. Jr and *Hacker's Delight*, 2nd Edition, Addison Wesley, 2013. Chapter 5 Counting Bits, Figure 5-12.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

vra	128-bit vector treated as 4 x 32-bit integer (words) elements.
-----	--

Returns

128-bit vector with the Leading Zeros count for each word element.

7.9.5.3 static vui32_t vec_mrgahw (vui64_t vra, vui64_t vrb) [inline], [static]

Vector Merge Algebraic High Words.

Merge only the high words from 4 x Algebraic doublewords across vectors vra and vrb. This effectively the Vector Merge Even Word operation that is not modified for endian.

For example merge the high 32-bits from 4 x 64-bit products as generated by vec_muleuw/vec_mulouw. This result is effectively a vector multiply high unsigned word.

processor	Latency	Throughput
power8	2	2/cycle
power9	2	2/cycle

Parameters

vra	128-bit vector unsigned long.
vrb	128-bit vector unsigned long.

Returns

A vector merge from only the high words of the 4 x Algebraic doublewords across vra and vrb.

7.9.5.4 static vui32_t vec_mrgalw (vui64_t vra, vui64_t vrb) [inline], [static]

Vector merge Algebraic low words.

Merge the arithmetic low words 4 x Algebraic doublewords across vectors vra and vrb. This is effectively the Vector Merge Odd Word operation that is not modified for endian.

For example merge the low 32-bits from 4 x 64-bit products as generated by vec_muleuw/vec_mulouw. This result is effectively a vector multiply low unsigned word (multiply unsigned word modulo).

processor	Latency	Throughput
power8	2	2/cycle
power9	2	2/cycle

Parameters

vra	128-bit vector unsigned long.
vrb	128-bit vector unsigned long.

Returns

A vector merge from only the low words of the 4 x Algebraic doublewords across vra and vrb.

7.9.5.5 static vui32_t vec_mrgew (vui32_t vra, vui32_t vrb) [inline], [static]

Vector Merge Even Words.

Merge the even word elements from the concatenation of 2 x vectors (vra and vrb).

- res[0] = vra[0];
- res[1] = vrb[0];
- res[2] = vra[2];
- res[3] = vrb[2];

The element numbering changes between big and little-endian environements. So the compiler and this implementation adjusts the generated code to reflect this.

processor	Latency	Throughput
power8	2	2/cycle
power9	2	2/cycle

Parameters

vra	128-bit vector unsigned int.
vrb	128-bit vector unsigned int.

Returns

A vector merge from only the even words of vra and vrb.

```
7.9.5.6 static vui32_t vec_mrgow ( vui32_t vra, vui32_t vrb ) [inline], [static]
```

Vector Merge Odd Words.

Merge the odd word elements from the concatenation of 2 x vectors (vra and vrb).

- res[0] = vra[1];
- res[1] = vrb[1];
- res[2] = vra[3];
- res[3] = vrb[3];

The element numbering changes between big and little-endian environements. So the compiler and this implementation adjusts the generated code to reflect this.

processor	Latency	Throughput
power8	2	2/cycle
power9	2	2/cycle

Parameters

vra	128-bit vector unsigned int.
vrb	128-bit vector unsigned int.

Returns

A vector merge from only the even words of vra and vrb.

```
7.9.5.7 static vi64_t vec_mulesw ( vi32_t a, vi32_t b ) [inline], [static]
```

Vector multiply even signed words.

Multiple the even words of two vector signed int values and return the signed long product of the even words.

processor	Latency	Throughput
power8	7	2/cycle
power9	7	2/cycle

Parameters

а	128-bit vector signed int.
b	128-bit vector signed int.

Returns

vector signed long product of the even words of a and b.

7.9.5.8 static vui64_t vec_muleuw (vui32_t a, vui32_t b) [inline], [static]

Vector multiply even unsigned words.

Multiple the even words of two vector unsigned int values and return the unsigned long product of the even words.

processor	Latency	Throughput
power8	7	2/cycle
power9	7	2/cycle

Parameters

а	128-bit vector unsigned int.
b	128-bit vector unsigned int.

Returns

vector unsigned long product of the even words of a and b.

7.9.5.9 static vi32_t vec_mulhsw (vi32_t vra, vi32_t vrb) [inline], [static]

Vector Multiply High Signed Word.

Multiple the corresponding word elements of two vector signed int values and return the high order 32-bits, for each 64-bit product element.

processor	Latency	Throughput
power8	9	1/cycle
power9	9	1/cycle

Parameters

vra	128-bit vector signed int.
vrb	128-bit vector signed int.

Returns

vector of the high order 32-bits of the product of the word elements from vra and vrb.

7.9.5.10 static vui32_t vec_mulhuw (vui32_t vra, vui32_t vrb) [inline], [static]

Vector Multiply High Unsigned Word.

Multiple the corresponding word elements of two vector unsigned int values and return the high order 32-bits, from each 64-bit product.

processor	Latency	Throughput
power8	9	1/cycle
power9	9	1/cycle

Note

This operation can be used to effectively perform a divide by multiplying by the scaled multiplicative inverse (reciprocal).

Warren, Henry S. Jr and *Hacker's Delight*, 2nd Edition, Addison Wesley, 2013. Chapter 10, Integer Division by Constants.

Parameters

vra	128-bit vector unsigned int.
vrb	128-bit vector unsigned int.

Returns

vector of the high order 32-bits of the signed product of the word elements from vra and vrb.

7.9.5.11 static vi64_t vec_mulosw (vi32_t a, vi32_t b) [inline], [static]

Vector multiply odd signed words.

Multiple the odd words of two vector signed int values and return the signed long product of the odd words.

processor	Latency	Throughput
power8	7	2/cycle
power9	7	2/cycle

Parameters

а	128-bit vector signed int.
b	128-bit vector signed int.

Returns

vector signed long product of the odd words of a and b.

7.9.5.12 static vui64_t vec_mulouw (vui32_t a, vui32_t b) [inline], [static]

Vector multiply odd unsigned words.

Multiple the odd words of two vector unsigned int values and return the unsigned long product of the odd words.

processor	Latency	Throughput
power8	7	2/cycle
power9	7	2/cycle

Parameters

а	128-bit vector unsigned int.
b	128-bit vector unsigned int.

Returns

vector unsigned long product of the odd words of a and b.

7.9.5.13 static vui32_t vec_muluwm (vui32_t a, vui32_t b) [inline], [static]

Vector Multiply Unsigned Word Modulo.

Multiple the corresponding word elements of two vector unsigned int values and return the low order 32-bits of the 64-bit product for each element.

Note

vec_muluwm can be used for unsigned or signed integers. It is the vector equivalent of Multiply Low Word.

processor	Latency	Throughput
power8	7	2/cycle
power9	7	2/cycle

Parameters

ı	_	128-bit vector signed int.	
	а	128-bit vector signed int.	
	b	128-bit vector signed int.	

Returns

vector of the low order 32-bits of the unsigned product of the word elements from vra and vrb.

7.9.5.14 static vui32_t vec_popentw (vui32_t vra) [inline], [static]

Vector Population Count word.

Count the number of '1' bits (0-32) within each word element of a 128-bit vector.

For POWER8 (PowerISA 2.07B) or later use the Vector Population Count Word instruction. Otherwise use the pveclib vec popcntb to count each byte then sum across with Vector Sum across Quarter Unsigned Byte Saturate.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

Returns

128-bit vector with the population count for each word element.

7.9.5.15 static vui32 t vec_revbw (vui32 t vra) [inline], [static]

byte reverse each word of a vector unsigned int.

For each word of the input vector, reverse the order of bytes / octets within the word.

processor	Latency	Throughput
power8	2-11	2/cycle
power9	3	2/cycle

Parameters

vra	a 128-bit vector unsigned int.
-----	--------------------------------

Returns

a 128-bit vector with the bytes of each word reversed.

7.9.5.16 static vui32_t vec_slwi (vui32_t vra, const unsigned int shb) [inline], [static]

Vector Shift left Word Immediate.

Shift left each word element [0-3], 0-31 bits, as specified by an immediate value. The shift amount is a const unsigned int in the range 0-31. A shift count of 0 returns the original value of vra. Shift counts greater then 31 bits return zero.

processor	Latency	Throughput
power8	4-11	2/cycle
power9	5-11	2/cycle

Parameters

vra	a 128-bit vector treated as a vector unsigned int.	
shb	shift amount in the range 0-31.	

Returns

128-bit vector unsigned int, shifted left shb bits.

7.9.5.17 static vi32_t vec_srawi (vi32_t vra, const unsigned int shb) [inline], [static]

Vector Shift Right Algebraic Word Immediate.

Shift Right Algebraic each word element [0-3], 0-31 bits, as specified by an immediate value. The shift amount is a const unsigned int in the range 0-31. A shift count of 0 returns the original value of vra. Shift counts greater then 31 bits return the sign bit propagated to each bit of each element.

processor	Latency	Throughput
power8	4-11	2/cycle
power9	5-11	2/cycle

Parameters

vra	a 128-bit vector treated as a vector signed int.
shb	shift amount in the range 0-31.

Returns

128-bit vector signed int, shifted right shb bits.

7.9.5.18 static vui32 t vec_srwi(vui32 t vra, const unsigned int shb) [inline], [static]

Vector Shift Right Word Immediate.

Shift right each word element [0-3], 0-31 bits, as specified by an immediate value. The shift amount is a const unsigned int in the range 0-31. A shift count of 0 returns the original value of vra. Shift counts greater then 31 bits return zero.

processor	Latency	Throughput
power8	4-11	2/cycle
power9	5-11	2/cycle

Parameters

vra	a 128-bit vector treated as a vector unsigned char.
shb	shift amount in the range 0-31.

Returns

128-bit vector unsigned int, shifted right shb bits.

7.10 src/vec_int64_ppc.h File Reference

Header package containing a collection of 128-bit SIMD operations over 64-bit integer elements.

```
#include <vec_int32_ppc.h>
```

Functions

```
    static vui64_t vec_absdud (vui64_t vra, vui64_t vrb)
```

Vector Absolute Difference Unsigned doubleword.

static vui64_t vec_addudm (vui64_t a, vui64_t b)

Vector Add Unsigned Doubleword Modulo.

static vui64_t vec_clzd (vui64_t vra)

Count leading zeros for a vector unsigned long int.

static vb64_t vec_cmpeqsd (vi64_t a, vi64_t b)

Vector Compare Equal Signed Doubleword.

static vb64_t vec_cmpequd (vui64_t a, vui64_t b)

Vector Compare Equal Unsigned Doubleword.

static vb64_t vec_cmpgesd (vi64_t a, vi64_t b)

Vector Compare Greater Than or Equal Signed Doubleword.

• static vb64_t vec_cmpgeud (vui64_t a, vui64_t b)

Vector Compare Greater Than or Equal Unsigned Doubleword.

• static vb64_t vec_cmpgtsd (vi64_t a, vi64_t b)

Vector Compare Greater Than Signed Doubleword.

static vb64_t vec_cmpgtud (vui64_t a, vui64_t b)

Vector Compare Greater Than Unsigned Doubleword.

static vb64_t vec_cmplesd (vi64_t a, vi64_t b)

Vector Compare Less Than Equal Signed Doubleword.

static vb64_t vec_cmpleud (vui64_t a, vui64_t b)

Vector Compare Less Than Equal Unsigned Doubleword.

static vb64_t vec_cmpltsd (vi64_t a, vi64_t b)

Vector Compare less Than Signed Doubleword.

static vb64_t vec_cmpltud (vui64_t a, vui64_t b)

Vector Compare less Than Unsigned Doubleword.

static vb64_t vec_cmpnesd (vi64_t a, vi64_t b)

Vector Compare Not Equal Signed Doubleword.

static vb64_t vec_cmpneud (vui64_t a, vui64_t b)

Vector Compare Not Equal Unsigned Doubleword.

```
    static int vec_cmpsd_all_eq (vi64_t a, vi64_t b)

      Vector Compare all Equal Signed Doubleword.

    static int vec cmpsd all ge (vi64 t a, vi64 t b)

      Vector Compare all Greater Than or Equal Signed Doubleword.

    static int vec_cmpsd_all_gt (vi64_t a, vi64_t b)

      Vector Compare all Greater Than Signed Doubleword.
• static int vec cmpsd all le (vi64 t a, vi64 t b)
      Vector Compare all Less than equal Signed Doubleword.

    static int vec_cmpsd_all_lt (vi64_t a, vi64_t b)

      Vector Compare all Less than Signed Doubleword.

    static int vec cmpsd all ne (vi64 t a, vi64 t b)

      Vector Compare all Not Equal Signed Doubleword.

    static int vec_cmpsd_any_eq (vi64_t a, vi64_t b)

      Vector Compare any Equal Signed Doubleword.

    static int vec_cmpsd_any_ge (vi64_t a, vi64_t b)

      Vector Compare any Greater Than or Equal Signed Doubleword.

    static int vec_cmpsd_any_gt (vi64_t a, vi64_t b)

      Vector Compare any Greater Than Signed Doubleword.

    static int vec_cmpsd_any_le (vi64_t a, vi64_t b)

      Vector Compare any Less than equal Signed Doubleword.

    static int vec_cmpsd_any_lt (vi64_t a, vi64_t b)

      Vector Compare any Less than Signed Doubleword.

    static int vec cmpsd any ne (vi64 t a, vi64 t b)

      Vector Compare any Not Equal Signed Doubleword.

    static int vec_cmpud_all_eq (vui64_t a, vui64_t b)

      Vector Compare all Equal Unsigned Doubleword.

    static int vec cmpud all ge (vui64 t a, vui64 t b)

      Vector Compare all Greater Than or Equal Unsigned Doubleword.

    static int vec_cmpud_all_gt (vui64_t a, vui64_t b)

      Vector Compare all Greater Than Unsigned Doubleword.

    static int vec_cmpud_all_le (vui64_t a, vui64_t b)

      Vector Compare all Less than equal Unsigned Doubleword.

    static int vec_cmpud_all_lt (vui64_t a, vui64_t b)

      Vector Compare all Less than Unsigned Doubleword.

    static int vec cmpud all ne (vui64 t a, vui64 t b)

      Vector Compare all Not Equal Unsigned Doubleword.

    static int vec cmpud any eq (vui64 t a, vui64 t b)

      Vector Compare any Equal Unsigned Doubleword.

    static int vec_cmpud_any_ge (vui64_t a, vui64_t b)

      Vector Compare any Greater Than or Equal Unsigned Doubleword.

    static int vec_cmpud_any_gt (vui64_t a, vui64_t b)

      Vector Compare any Greater Than Unsigned Doubleword.

    static int vec_cmpud_any_le (vui64_t a, vui64_t b)

      Vector Compare any Less than equal Unsigned Doubleword.
• static int vec cmpud any It (vui64 t a, vui64 t b)
      Vector Compare any Less than Unsigned Doubleword.

    static int vec_cmpud_any_ne (vui64_t a, vui64_t b)

      Vector Compare any Not Equal Unsigned Doubleword.

    static vi64 t vec maxsd (vi64 t vra, vi64 t vrb)

      Vector Maximum Signed Doubleword.

    static vui64_t vec_maxud (vui64_t vra, vui64_t vrb)
```

Vector Maximum Unsigned Doubleword.

static vi64_t vec_minsd (vi64_t vra, vi64_t vrb)

Vector Minimum Signed Doubleword.

• static vui64 t vec minud (vui64 t vra, vui64 t vrb)

Vector Minimum Unsigned Doubleword.

static vui64_t vec_mrgahd (vui128_t vra, vui128_t vrb)

Vector Merge Algebraic High Doublewords.

static vui64 t vec mrgald (vui128 t vra, vui128 t vrb)

Vector Merge Algebraic Low Doublewords.

static vui64_t vec_mrged (vui64_t __VA, vui64_t __VB)

Vector Merge Even Doubleword. Merge the even doubleword elements from two vectors into the high and low doubleword elements of the result. This is effectively the VSX Permute doubleword Immediate operation modified for endian.

static vui64_t vec_mrghd (vui64_t __VA, vui64_t __VB)

Vector Merge High Doubleword. Merge the high doubleword elements from two vectors into the high and low doubleword elements of the result. This is effectively the VSX Permute doubleword Immediate operation modified for endian.

static vui64_t vec_mrgld (vui64_t __VA, vui64_t __VB)

Vector Merge Low Doubleword. Merge the low doubleword elements from two vectors into the high and low doubleword elements of the result. This is effectively the VSX Permute doubleword Immediate operation modified for endian

static vui64_t vec_mrgod (vui64_t __VA, vui64_t __VB)

Vector Merge Odd Doubleword. Merge the odd doubleword elements from two vectors into the high and low doubleword elements of the result. This is effectively the VSX Permute doubleword Immediate operation modified for endian.

static vui64 t vec pasted (vui64 t VH, vui64 t VL)

Vector doubleword paste. Concatenate the high doubleword of the 1st vector with the low double word of the 2nd vector

static vui64_t vec_permdi (vui64_t vra, vui64_t vrb, const int ctl)

Vector Permute Doubleword Immediate. Combine a doubleword selected from the 1st (vra) vector with a doubleword selected from the 2nd (vrb) vector.

• static vui64 t vec popentd (vui64 t vra)

Vector Population Count doubleword.

static vui64_t vec_revbd (vui64_t vra)

byte reverse each doubleword for a vector unsigned long int.

static vui64 t vec vsld (vui64 t vra, vui64 t vrb)

Vector Shift Left Doubleword.

static vui64_t vec_vsrd (vui64_t vra, vui64_t vrb)

Vector Shift Right Doubleword.

static vi64 t vec vsrad (vi64 t vra, vui64 t vrb)

Vector Shift Right Algebraic Doubleword.

static vui64_t vec_sldi (vui64_t vra, const unsigned int shb)

Vector Shift left Doubleword Immediate.

static vui64_t vec_splatd (vui64_t vra, const int ctl)

Vector splat doubleword. Duplicate the selected doubleword element across the doubleword elements of the result. This is effectively the VSX Merge doubleword operation modified for endian.

- static vui64_t vec_spltd (vui64_t vra, const int ctl)
- static vui64 t vec srdi (vui64 t vra, const unsigned int shb)

Vector Shift Right Doubleword Immediate.

static vi64_t vec_sradi (vi64_t vra, const unsigned int shb)

Vector Shift Right Algebraic Doubleword Immediate.

• static vui64_t vec_subudm (vui64_t a, vui64_t b)

Vector Subtract Unsigned Doubleword Modulo.

- static vui64_t vec_swapd (vui64_t vra)
 - Vector doubleword swap. Exchange the high and low doubleword elements of a vector.
- static vui64 t vec xxspltd (vui64 t vra, const int ctl)
 - Vector splat doubleword. Duplicate the selected doubleword element across the doubleword elements of the result.
- static vui64_t vec_vmsumuwm (vui32_t vra, vui32_t vrb, vui64_t vrc)

Vector Multiply-Sum Unsigned Word Modulo.

7.10.1 Detailed Description

Header package containing a collection of 128-bit SIMD operations over 64-bit integer elements.

The original VMX (AKA Altivec) did not define any doubleword element (long long integer or double float) operations. The VSX facility (introduced with POWER7) added vector double float but did not add any integer doubleword (64-bit) operations. However it did add a useful doubleword permute immediate and word wise; merge, shift, and splat immediate operations. Otherwise vector long int (64-bit elements) operations have to be implemented using VMX word and halfword element integer operations for POWER7.

POWER8 (PowerISA 2.07B) adds important doubleword integer (add, subtract, compare, shift, rotate, ...) $V \leftarrow MX$ operations. POWER8 also added multiply word operations that produce the full doubleword product and full quadword add / subtract (with carry extend).

POWER9 (PowerISA 3.0B) adds the **Vector Multiply-Sum Unsigned Doubleword Modulo** instruction. This is not the expected multiply even/odd/modulo doubleword nor a full multiply modulo quadword. But with a few extra (permutes and splat zero) instructions you can get equivalent function.

Note

The doubleword integer multiply implementations are included in vec_int128_ppc.h. This resolves a circular dependency as 64-bit by 64-bit integer multiplies require 128-bit integer addition to produce the full product.

See also

vec_adduqm, vec_muleud, vec_muloud, and vec_msumudm

Most of these intrinsic (compiler built-in) operations are defined in <altivec.h> and described in the compiler documentation. However it took several compiler releases for all the new POWER8 64-bit integer vector intrinsics to be added to **altivec.h**. This support started with the GCC 4.9 but was not complete across function/type and bug free until GCC 6.0.

Note

The compiler disables associated <altivec.h> built-ins if the **mcpu** target does not enable the specific instruction. For example if you compile with **-mcpu=power7**, vec_vclz and vec_vclzd will not be defined. But vec_clzd is always defined in this header, will generate the minimum code, appropriate for the target, and produce correct results.

64-bit integer operations are commonly used in the implementation of optimized double float math library functions and this applies to the vector equivalents of math functions. So missing, incomplete or buggy support for vector long integer intrinsics can be a impediment to the implementation of optimized and portable vector double math libraries. This header is a prerequisite for vec_f64_ppc.h which together are intended to support the implementation of vector math libraries.

Most of these operations are implemented in a single instruction on newer (POWER8/POWER9) processors. So this header serves to fill in functional gaps for older (POWER7, POWER8) processors and provides a in-line assembler implementation for older compilers that do not provide the build-ins.

This header covers operations that are any of the following:

 Implemented in hardware instructions for later processors and useful to programmers, on slightly older processors, even if the equivalent function requires more instructions. Examples include the multiply even/odd/modulo word operations.

- Defined in the OpenPOWER ABI but *not* yet defined in <altivec.n> provided by available compilers in common use. Examples include Count Leading Zeros, Population Count and Byte Reverse.
- Commonly used operations, not covered by the ABI or <altivec.h>, and require multiple instructions or are not obvious. Examples include the shift immediate operations.

7.10.2 Performance data.

High level performance estimates are provided as an aid to function selection when evaluating algorithms. For background on how *Latency* and *Throughput* are derived see: Performance data.

7.10.3 Function Documentation

```
7.10.3.1 static vui64_t vec_absdud ( vui64_t vra, vui64_t vrb ) [inline], [static]
```

Vector Absolute Difference Unsigned doubleword.

Compute the absolute difference for each doubleword. For each unsigned doubleword, subtract VRB[i] from VRA[i] and return the absolute value of the difference.

processor	Latency	Throughput
power8	4	1/cycle
power9	5	1/cycle

Parameters

vra	vector of 4 x unsigned words
vrb	vector of 4 x unsigned words

Returns

vector of the absolute differences.

7.10.3.2 static vui64_t vec_addudm (vui64_t a, vui64_t b) [inline], [static]

Vector Add Unsigned Doubleword Modulo.

Add two vector long int values and return modulo 64-bits result.

processor	Latency	Throughput
power8	2	2/cycle
power9	2	2/cycle

а	128-bit vector long int.
b	128-bit vector long int.

Returns

vector long int sums of a and b.

7.10.3.3 static vui64_t vec_clzd (vui64_t vra) [inline], [static]

Count leading zeros for a vector unsigned long int.

Count leading zeros for a vector __int128 and return the count in a vector suitable for use with vector shift (left|right) and vector shift (left|right) by octet instructions.

processor	Latency	Throughput
power8	2	2/cycle
power9	2	2/cycle

Parameters

vra	a 128-bit vector treated a	int128.
-----	----------------------------	---------

Returns

a 128-bit vector with bits 121:127 containing the count of leading zeros.

7.10.3.4 static vb64_t vec_cmpeqsd (vi64_t a, vi64_t b) [inline], [static]

Vector Compare Equal Signed Doubleword.

Compare each signed long (64-bit) integer and return all '1's, if a[i] == b[i], otherwise all '0's.

For POWER8 (PowerISA 2.07B) or later, use the Vector Compare Equal Unsigned DoubleWord (**vcmpequd**) instruction. Otherwise use boolean logic using word compares.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.

Returns

128-bit vector with each dword boolean reflecting compare equal result for each element.

7.10.3.5 static vb64_t vec_cmpequd (vui64_t a, vui64_t b) [inline], [static]

Vector Compare Equal Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return all '1's, if a[i] == b[i], otherwise all '0's.

For POWER8 (PowerISA 2.07B) or later, use the Vector Compare Equal Unsigned DoubleWord (**vcmpequd**) instruction. Otherwise use boolean logic using word compares.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

		128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
l	Ь	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

128-bit vector with each dword boolean reflecting compare equal result for each element.

7.10.3.6 static vb64_t vec_cmpgesd (vi64_t a, vi64_t b) [inline], [static]

Vector Compare Greater Than or Equal Signed Doubleword.

Compare each signed long (64-bit) integer and return all '1's, if a[i] >= b[i], otherwise all '0's. Use vec_cmpgtsd with parameters reversed to implement vec_cmpltud, then return the logical inverse.

processor	Latency	Throughput
power8	4	2/cycle
power9	5	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.

Returns

128-bit vector with each dword boolean reflecting compare greater then or equal result for each element.

7.10.3.7 static vb64_t vec_cmpgeud (vui64_t a, vui64_t b) [inline], [static]

Vector Compare Greater Than or Equal Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return all '1's, if a[i] >= b[i], otherwise all '0's. Use vec_cmpgtud with parameters reversed to implement vec_cmpltud, then return the logical inverse.

processor	Latency	Throughput	
power8	4	2/cycle	
power9	5	2/cycle	

Parameters

a 128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elem		
b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.	1

Returns

128-bit vector with each dword boolean reflecting compare greater then or equal result for each element.

7.10.3.8 static vb64_t vec_cmpgtsd (vi64_t a, vi64_t b) [inline], [static]

Vector Compare Greater Than Signed Doubleword.

Compare each signed long (64-bit) integer and return all '1's, if a[i] > b[i], otherwise all '0's.

For POWER8 (PowerISA 2.07B) or later use the Vector Compare Greater Than Unsigned DoubleWord (**vcmpgtsd**) instruction. Otherwise use boolean logic using word compares.

processor	Latency	Throughput	
power8	2	2/cycle	
power9	3	2/cycle	

Parameters

а	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

128-bit vector with each dword boolean reflecting compare greater result for each element.

7.10.3.9 static vb64_t vec_cmpgtud (vui64_t a, vui64_t b) [inline], [static]

Vector Compare Greater Than Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return all '1's, if a[i] > b[i], otherwise all '0's.

For POWER8 (PowerISA 2.07B) or later use the Vector Compare Greater Than Unsigned DoubleWord (**vcmpgtud**) instruction. Otherwise use boolean logic using word compares.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

а	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

128-bit vector with each dword boolean reflecting compare greater result for each element.

7.10.3.10 static vb64_t vec_cmplesd (vi64_t a, vi64_t b) [inline], [static]

Vector Compare Less Than Equal Signed Doubleword.

Compare each signed long (64-bit) integer and return all '1's, if a[i] > b[i], otherwise all '0's. Use vec_cmpgtsd with parameters reversed to implement vec cmpltsd then return the logical inverse.

processor	Latency	Throughput
power8	4	2/cycle
power9	5	2/cycle

Parameters

	а	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.
ſ	b	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.

Returns

128-bit vector with each dword boolean reflecting compare greater result for each element.

7.10.3.11 static vb64_t vec_cmpleud (vui64_t a, vui64_t b) [inline], [static]

Vector Compare Less Than Equal Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return all '1's, if a[i] > b[i], otherwise all '0's. Use vec_cmpgtud with parameters reversed to implement vec_cmpltud. Use vec_cmpgtud then return the logical inverse.

processor	Latency	Throughput
power8	4	2/cycle
power9	5	2/cycle

Parameters

	а	128-bit vector treated as 2 \times 64-bit unsigned long integer (dword) elements.
Ī	b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

128-bit vector with each dword boolean reflecting compare greater result for each element.

```
7.10.3.12 static vb64_t vec_cmpltsd( vi64_t a, vi64_t b) [inline],[static]
```

Vector Compare less Than Signed Doubleword.

Compare each signed long (64-bit) integer and return all '1's, if a[i] < b[i], otherwise all '0's. Use vec_cmpgtsd with parameters reversed to implement vec_cmpltsd.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

a	128-bit vector treated as 2 x 64-bit signed long integer	(dword) elements.
b	128-bit vector treated as 2 x 64-bit signed long integer	(dword) elements.

Returns

128-bit vector with each dword boolean reflecting compare less result for each element.

```
7.10.3.13 static vb64 t vec_cmpltud ( vui64 t a, vui64 t b ) [inline], [static]
```

Vector Compare less Than Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return all '1's, if a[i] < b[i], otherwise all '0's. Use vec_cmpgtud with parameters reversed to implement vec_cmpltud.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

128-bit vector with each dword boolean reflecting compare less result for each element.

7.10.3.14 static vb64_t vec_cmpnesd(vi64_t a, vi64_t b) [inline], [static]

Vector Compare Not Equal Signed Doubleword.

Compare each signed long (64-bit) integer and return all '1's, if a[i] != b[i], otherwise all '0's. Use vec_cmpequd then return the logical inverse.

processor	Latency	Throughput
power8	4	2/cycle
power9	5	2/cycle

Parameters

a	128-bit vector treated as 2 x 64-bit signed long integer (d	word) elements.
Ł	128-bit vector treated as 2 x 64-bit signed long integer (d	word) elements.

Returns

128-bit vector with each dword boolean reflecting compare not equal result for each element.

7.10.3.15 static vb64_t vec_cmpneud (vui64_t a, vui64_t b) [inline], [static]

Vector Compare Not Equal Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return all '1's, if a[i] != b[i], otherwise all '0's. Use vec_cmpequd then return the logical inverse.

processor	Latency	Throughput
power8	4	2/cycle
power9	5	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

128-bit vector with each dword boolean reflecting compare not equal result for each element.

7.10.3.16 static int vec_cmpsd_all_eq (vi64_t a, vi64_t b) [inline], [static]

Vector Compare all Equal Signed Doubleword.

Compare each signed long (64-bit) integer and return true if all elements of a and b are equal.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128	-bit vector treated as 2 x 64-bit signed long integer (dword) elements.
b	128	-bit vector treated as 2 x 64-bit signed long integer (dword) elements.

Returns

boolean int for all 128-bits, true if equal, false otherwise.

7.10.3.17 static int vec_cmpsd_all_ge (vi64_t a, vi64_t b) [inline], [static]

Vector Compare all Greater Than or Equal Signed Doubleword.

Compare each signed long (64-bit) integer and return true if all elements of a \geq = b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.

Returns

boolean int for all 128-bits, true if all Greater Than, false otherwise.

7.10.3.18 static int vec_cmpsd_all_gt(vi64_t a, vi64_t b) [inline], [static]

Vector Compare all Greater Than Signed Doubleword.

Compare each signed long (64-bit) integer and return true if all elements of a > b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

ć	2	128-bit vector treated as 2 \times 64-bit signed long integer (dword) elements.
Ł	,	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.

Returns

boolean int for all 128-bits, true if all Greater Than, false otherwise.

7.10.3.19 static int vec_cmpsd_all_le (vi64_t a, vi64_t b) [inline], [static]

Vector Compare all Less than equal Signed Doubleword.

Compare each signed long (64-bit) integer and return true if all elements of a \leq = b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.

Returns

boolean int for all 128-bits, true if all Greater Than, false otherwise.

7.10.3.20 static int vec_cmpsd_all_lt (vi64_t a, vi64_t b) [inline], [static]

Vector Compare all Less than Signed Doubleword.

Compare each signed long (64-bit) integer and return true if all elements of a < b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.

Returns

boolean int for all 128-bits, true if all Greater Than, false otherwise.

7.10.3.21 static int vec_cmpsd_all_ne (vi64_t a, vi64_t b) [inline], [static]

Vector Compare all Not Equal Signed Doubleword.

Compare each signed long (64-bit) integer and return true if all elements of a and b are not equal.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

a	128-bit vector treated as 2 x 64-bit signed long inte	ger (dword) elements.
Ł	128-bit vector treated as 2 x 64-bit signed long inte	ger (dword) elements.

Returns

boolean int for all 128-bits, true if equal, false otherwise.

7.10.3.22 static int vec_cmpsd_any_eq (vi64_t a, vi64_t b) [inline], [static]

Vector Compare any Equal Signed Doubleword.

Compare each signed long (64-bit) integer and return true if any elements of a and b are equal.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.

Returns

boolean int for all 128-bits, true if equal, false otherwise.

7.10.3.23 static int vec_cmpsd_any_ge(vi64_t a, vi64_t b) [inline],[static]

Vector Compare any Greater Than or Equal Signed Doubleword.

Compare each signed long (64-bit) integer and return true if any elements of a \geq = b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

а	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.

Returns

boolean int for all 128-bits, true if all Greater Than, false otherwise.

7.10.3.24 static int vec_cmpsd_any_gt(vi64_t a, vi64_t b) [inline], [static]

Vector Compare any Greater Than Signed Doubleword.

Compare each signed long (64-bit) integer and return true if all elements of a > b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.

Returns

boolean int for all 128-bits, true if all Greater Than, false otherwise.

7.10.3.25 static int vec_cmpsd_any_le (vi64_t a, vi64_t b) [inline], [static]

Vector Compare any Less than equal Signed Doubleword.

Compare each signed long (64-bit) integer and return true if any elements of a \leq = b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

a 128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.

Parameters

b 128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.

Returns

boolean int for any 128-bits, true if any Greater Than, false otherwise.

7.10.3.26 static int vec_cmpsd_any_lt (vi64_t a, vi64_t b) [inline], [static]

Vector Compare any Less than Signed Doubleword.

Compare each signed long (64-bit) integer and return true if any elements of a < b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.

Returns

boolean int for any 128-bits, true if any Greater Than, false otherwise.

7.10.3.27 static int vec_cmpsd_any_ne(vi64_t a, vi64_t b) [inline], [static]

Vector Compare any Not Equal Signed Doubleword.

Compare each signed long (64-bit) integer and return true if any elements of a and b are not equal.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit signed long integer (dword) elements.

Returns

boolean int for any 128-bits, true if equal, false otherwise.

7.10.3.28 static int vec_cmpud_all_eq (vui64_t a, vui64_t b) [inline], [static]

Vector Compare all Equal Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return true if all elements of a and b are equal.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

boolean int for all 128-bits, true if equal, false otherwise.

7.10.3.29 static int vec_cmpud_all_ge(vui64 t a, vui64 t b) [inline], [static]

Vector Compare all Greater Than or Equal Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return true if all elements of a \geq = b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

ć	а	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
L	ь	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

boolean int for all 128-bits, true if all Greater Than, false otherwise.

7.10.3.30 static int vec_cmpud_all_gt (vui64_t a, vui64_t b) [inline], [static]

Vector Compare all Greater Than Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return true if all elements of a > b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Generated by Doxygen

Parameters

а	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.	
b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.	

Returns

boolean int for all 128-bits, true if all Greater Than, false otherwise.

7.10.3.31 static int vec_cmpud_all_le (vui64_t a, vui64_t b) [inline], [static]

Vector Compare all Less than equal Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return true if all elements of a \leq = b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

boolean int for all 128-bits, true if all Greater Than, false otherwise.

7.10.3.32 static int vec_cmpud_all_lt (vui64_t a, vui64_t b) [inline], [static]

Vector Compare all Less than Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return true if all elements of a < b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

boolean int for all 128-bits, true if all Greater Than, false otherwise.

7.10.3.33 static int vec_cmpud_all_ne (vui64_t a, vui64_t b) [inline], [static]

Vector Compare all Not Equal Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return true if all elements of a and b are not equal.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

boolean int for all 128-bits, true if equal, false otherwise.

7.10.3.34 static int vec_cmpud_any_eq (vui64_t a, vui64_t b) [inline], [static]

Vector Compare any Equal Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return true if any elements of a and b are equal.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

boolean int for all 128-bits, true if equal, false otherwise.

7.10.3.35 static int vec_cmpud_any_ge(vui64_t a, vui64_t b) [inline], [static]

Vector Compare any Greater Than or Equal Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return true if any elements of a \geq = b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

boolean int for all 128-bits, true if all Greater Than, false otherwise.

7.10.3.36 static int vec_cmpud_any_gt(vui64_t a, vui64_t b) [inline], [static]

Vector Compare any Greater Than Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return true if all elements of a > b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

boolean int for all 128-bits, true if all Greater Than, false otherwise.

7.10.3.37 static int vec_cmpud_any_le(vui64_t a, vui64_t b) [inline], [static]

Vector Compare any Less than equal Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return true if any elements of a \leq = b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit unsigned	d long integer (dword) elements.
---	---	----------------------------------

b 128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

boolean int for any 128-bits, true if any Greater Than, false otherwise.

7.10.3.38 static int vec_cmpud_any_lt (vui64_t a, vui64_t b) [inline], [static]

Vector Compare any Less than Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return true if any elements of a < b.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

boolean int for any 128-bits, true if any Greater Than, false otherwise.

7.10.3.39 static int vec_cmpud_any_ne(vui64_t a, vui64_t b) [inline], [static]

Vector Compare any Not Equal Unsigned Doubleword.

Compare each unsigned long (64-bit) integer and return true if any elements of a and b are not equal.

processor	Latency	Throughput
power8	4-9	2/cycle
power9	3	2/cycle

Parameters

а	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.
b	128-bit vector treated as 2 x 64-bit unsigned long integer (dword) elements.

Returns

boolean int for any 128-bits, true if equal, false otherwise.

7.10.3.40 static vi64_t vec_maxsd (vi64_t vra, vi64_t vrb) [inline], [static]

Vector Maximum Signed Doubleword.

For each doubleword element [0|1] of vra and vrb compare as signed integers and return the larger value in the result.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

vra	128-bit vector long int.
vrb	128-bit vector long int.

Returns

vector long maximum of a and b.

7.10.3.41 static vui64_t vec_maxud (vui64_t vra, vui64_t vrb) [inline], [static]

Vector Maximum Unsigned Doubleword.

For each doubleword element [0|1] of vra and vrb compare as unsigned integers and return the larger value in the result.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

vra	128-bit vector long int.
vrb	128-bit vector long int.

Returns

vector unsigned long maximum of a and b.

7.10.3.42 static vi64_t vec_minsd (vi64_t vra, vi64_t vrb) [inline], [static]

Vector Minimum Signed Doubleword.

For each doubleword element [0|1] of vra and vrb compare as signed integers and return the smaller value in the result.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

vra	128-bit vector long int.
vrb	128-bit vector long int.

Returns

vector long minimum of a and b.

7.10.3.43 static vui64_t vec_minud (vui64_t vra, vui64_t vrb) [inline], [static]

Vector Minimum Unsigned Doubleword.

For each doubleword element [0|1] of vra and vrb compare as unsigned integers and return the smaller value in the result.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

vra	128-bit vector unsigned long int.
vrb	128-bit vector unsignedlong int.

Returns

vector unsigned long minimum of a and b.

7.10.3.44 static vui64_t vec_mrgahd (vui128_t vra, vui128_t vrb) [inline], [static]

Vector Merge Algebraic High Doublewords.

Merge only the high doublewords from 2 x Algebraic quadwords across vectors vra and vrb. This effectively the Vector Merge Even doubleword operation that is not modified for endian.

For example merge the high 64-bits from 2 x 128-bit products as generated by vec_muleud/vec_muloud. This result is effectively a vector multiply high unsigned doubleword.

processor	Latency	Throughput
power8	2	2/cycle
power9	2	2/cycle

Parameters

vra	128-bit vector unsigned _	_int128.
vrb	128-bit vector unsigned _	_int128.

Returns

A vector merge from only the high doublewords of the 2 x algebraic quadwords across vra and vrb.

```
7.10.3.45 static vui64_t vec_mrgald ( vui128_t vra, vui128_t vrb ) [inline], [static]
```

Vector Merge Algebraic Low Doublewords.

Merge only the low doublewords from 2 x Algebraic quadwords across vectors vra and vrb. This effectively the Vector Merge Odd doubleword operation that is not modified for endian.

For example merge the low 64-bits from 2 x 128-bit products as generated by vec_muleud/vec_muloud. This result is effectively a vector multiply low unsigned doubleword.

processor	Latency	Throughput
power8	2	2/cycle
power9	2	2/cycle

Parameters

vra	128-bit vector unsigned _	_int128.
vrb	128-bit vector unsigned _	_int128.

Returns

A vector merge from only the low doublewords of the 2 x algebraic quadwords across vra and vrb.

```
7.10.3.46 static vui64_t vec_mrged ( vui64_t _ VA, vui64_t _ VB ) [inline], [static]
```

Vector Merge Even Doubleword. Merge the even doubleword elements from two vectors into the high and low doubleword elements of the result. This is effectively the VSX Permute doubleword Immediate operation modified for endian.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

<i>VA</i>	a 128-bit vector as the source of the results even doubleword.
VB	a 128-bit vector as the source of the results odd doubleword.

Returns

A vector merge from only the even doublewords of the 2 x quadwords across __VA and __VB.

Vector Merge High Doubleword. Merge the high doubleword elements from two vectors into the high and low doubleword elements of the result. This is effectively the VSX Permute doubleword Immediate operation modified for endian.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

<i>VA</i>	a 128-bit vector as the source of the results even doubleword.
VB	a 128-bit vector as the source of the results odd doubleword.

Returns

A vector merge from only the high doublewords of the 2 x quadwords across __VA and __VB.

Vector Merge Low Doubleword. Merge the low doubleword elements from two vectors into the high and low doubleword elements of the result. This is effectively the VSX Permute doubleword Immediate operation modified for endian.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

<i>VA</i>	a 128-bit vector as the source of the results even doubleword.
VB	a 128-bit vector as the source of the results odd doubleword.

Returns

A vector merge from only the low doublewords of the 2 x quadwords across __VA and __VB.

Vector Merge Odd Doubleword. Merge the odd doubleword elements from two vectors into the high and low doubleword elements of the result. This is effectively the VSX Permute doubleword Immediate operation modified for endian.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

<i>VA</i>	a 128-bit vector as the source of the results even doubleword.
VB	a 128-bit vector as the source of the results odd doubleword.

Returns

A vector merge from only the odd doublewords of the 2 x quadwords across __VA and __VB.

```
7.10.3.50 static vui64_t vec_pasted ( vui64_t _VH, vui64_t _VL ) [inline], [static]
```

Vector doubleword paste. Concatenate the high doubleword of the 1st vector with the low double word of the 2nd vector.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

VH	a 128-bit vector as the source of the high order doubleword.
VL	a 128-bit vector as the source of the low order doubleword.

Returns

The combined 128-bit vector composed of the high order doubleword of __VH and the low order doubleword of __VL.

7.10.3.51 static vui64_t vec_permdi (vui64_t vra, vui64_t vrb, const int ctl) [inline], [static]

Vector Permute Doubleword Immediate. Combine a doubleword selected from the 1st (vra) vector with a doubleword selected from the 2nd (vrb) vector.

Note

This function implements the operation of a VSX Permute Doubleword Immediate instruction. This implementation is NOT Endian sensitive and the function is stable across BE/LE implementations.

The 2-bit control operand (ctl) selects which doubleword from the 1st and 2nd vector operands are transferred to the result vector. Control table:

ctl	vrt[0:63]	vrt[64:127]
0	vra[0:63]	vrb[0:63]
1	vra[0:63]	vrb[64:127]
2	vra[64:127]	vrb[0:63]
3	vra[64:127]	vrb[64:127]

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

vra	a 128-bit vector as the source of the high order doubleword of the result.
vrb	a 128-bit vector as the source of the low order doubleword of the result.
ctl	const integer where the low order 2 bits control the selection of doublewords from input vector vra and vrb.

Returns

The combined 128-bit vector composed of the high order doubleword of vra and the low order doubleword of vrb.

7.10.3.52 static vui64_t vec_popentd (vui64_t vra) [inline], [static]

Vector Population Count doubleword.

Count the number of '1' bits (0-64) within each doubleword element of a 128-bit vector.

processor	Latency	Throughput
power8	4	2/2 cycles
power9	3	2/cycle

For POWER8 (PowerISA 2.07B) or later use the Vector Population Count DoubleWord (**vpopcntd**) instruction. Otherwise use the pveclib vec_popcntw to count each word then sum across with Vector Sum across Half Signed Word Saturate (**vsum2sws**).

Parameters

vra 128-bit vector treated as 2 x 64-bit integer (dwords) elements.

Returns

128-bit vector with the population count for each dword element.

7.10.3.53 static vui64_t vec_revbd (vui64_t vra) [inline], [static]

byte reverse each doubleword for a vector unsigned long int.



processor	Latency	Throughput
power8	2-11	2/cycle
power9	3	2/cycle

Returns

a 128-bit vector with the bytes of each doubleword reversed.

7.10.3.54 static vui64_t vec_sldi (vui64_t vra, const unsigned int shb) [inline], [static]

Vector Shift left Doubleword Immediate.

Shift left each doubleword element [0-1], 0-63 bits, as specified by an immediate value. The shift amount is a const unsigned long int in the range 0-63. A shift count of 0 returns the original value of vra. Shift counts greater then 63 bits return zero.

processor	Latency	Throughput
power8	2-4	2/cycle
power9	2-5	2/cycle

Parameters

vra	a 128-bit vector treated as a vector unsigned long int.
shb	shift amount in the range 0-63.

Returns

128-bit vector unsigned long int, shifted left shb bits.

7.10.3.55 static vui64_t vec_splatd (vui64_t vra, const int ctl) [inline], [static]

Vector splat doubleword. Duplicate the selected doubleword element across the doubleword elements of the result. This is effectively the VSX Merge doubleword operation modified for endian.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

The 1-bit control operand (ctl) selects which (0:1) doubleword element, from the vector operand, is replicated to both doublewords of the result vector. Control table:

ctl	vrt[0]	vrt[1]
0	vra[0]	vra[0]
1	vra[1]	vra[1]

Parameters

vra	a 128-bit vector.
ctl	a const integer encoding the source doubleword.

Returns

The original vector with the doubleword elements swapped.

7.10.3.56 static vui64_t vec_spltd (vui64_t vra, const int ctl) [inline], [static]

Deprecated Vector splat doubleword. Duplicate the selected doubleword element across the doubleword elements of the result.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

The 1-bit control operand (ctl) selects which (0:1) doubleword element, from the vector operand, is replicated to both doublewords of the result vector. Control table:

ctl	vrt[0:63]	vrt[64:127]
0	vra[0:63]	vra[0:63]
1	vra[64:127]	vra[64:127]

Parameters

vra	a 128-bit vector.
ctl	a const integer encoding the source doubleword.

Returns

The original vector with the doubleword elements swapped.

7.10.3.57 static vi64_t vec_sradi (vi64_t vra, const unsigned int shb) [inline], [static]

Vector Shift Right Algebraic Doubleword Immediate.

Shift Right Algebraic each doubleword element [0-1], 0-63 bits, as specified by an immediate value. The shift amount is a const unsigned int in the range 0-63. A shift count of 0 returns the original value of vra. Shift counts greater then 63 bits return the sign bit propagated to each bit of each element.

processor	Latency	Throughput
power8	2-4	2/cycle
power9	2-5	2/cycle

vra	a 128-bit vector treated as a vector signed long int.
shb	shift amount in the range 0-63.

Returns

128-bit vector signed long int, shifted right shb bits.

7.10.3.58 static vui64_t vec_srdi (vui64_t vra, const unsigned int shb) [inline], [static]

Vector Shift Right Doubleword Immediate.

Shift Right each doubleword element [0-1], 0-63 bits, as specified by an immediate value. The shift amount is a const unsigned int in the range 0-63. A shift count of 0 returns the original value of vra. Shift counts greater then 63 bits return zero.

processor	Latency	Throughput
power8	2-4	2/cycle
power9	2-5	2/cycle

Parameters

	vra	a 128-bit vector treated as a vector unsigned long int.
ſ	shb	shift amount in the range 0-63.

Returns

128-bit vector unsigned long int, shifted right shb bits.

7.10.3.59 static vui64_t vec_subudm (vui64_t a, vui64_t b) [inline], [static]

Vector Subtract Unsigned Doubleword Modulo.

For each unsigned long (64-bit) integer element c[i] = a[i] + NOT(b[i]) + 1.

processor	Latency	Throughput
power8	2	2/cycle
power9	2	2/cycle

For POWER8 (PowerISA 2.07B) or later use the Vector Subtract Unsigned Doubleword Modulo (vsubudm) instruc-

tion. Otherwise use vector add word modulo forms and propagate the carry bits.

Parameters

а	128-bit vector treated as 2 X unsigned long int.
b	128-bit vector treated as 2 X unsigned long int.

Returns

vector unsigned long int sum of a[0] + NOT(b[0]) + 1 and a[1] + NOT(b[1]) + 1.

```
7.10.3.60 static vui64_t vec_swapd ( vui64_t vra ) [inline], [static]
```

Vector doubleword swap. Exchange the high and low doubleword elements of a vector.

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

Parameters

vra	a 128-bit vector.
-----	-------------------

Returns

The original vector with the doubleword elements swapped.

7.10.3.61 static vui64_t vec_vmsumuwm (vui32_t vra, vui32_t vrb, vui64_t vrc) [inline], [static]

Vector Multiply-Sum Unsigned Word Modulo.

Multiply the unsigned word elements of vra and vrb, internally generating doubleword products. Then generate three way sum of adjacent doubleword product pairs, plus the doubleword elements from vrc. The final summation is modulo 64-bits.

Note

This function implements the operation of a Vector Multiply-Sum Unsigned Word Modulo instruction, if the PowerISA included such an instruction. This implementation is NOT endian sensitive and the function is stable across BE/LE implementations.

processor	Latency	Throughput
power8	11	1/cycle
power9	11	1/cycle

vra	128-bit vector unsigned int.
vrb	128-bit vector unsigned int.
vrc	128-bit vector unsigned long.

Returns

vector of doubleword elements where each is the sum of the even and odd product of the vra and vrb, plus the doubleword elements of vrc.

7.10.3.62 static vui64_t vec_vsld (vui64_t vra, vui64_t vrb) [inline], [static]

Vector Shift Left Doubleword.

Vector Shift Left Doubleword 0-63 bits. The shift amount is from bits 58-63 and 122-127 of vrb.

processor	Latency	Throughput
power8	2	2/cycle
power9	2	2/cycle

Note

Can not use vec_sld naming here as that would conflict with the generic Shift Left Double Vector. Use vec_vsld but only if the compiler does not define it in <altivec.h>.

Parameters

vra	a 128-bit vector treated as 2 x unsigned long integers.	
vrb	shift amount in bits 58:63 and 122:127.	

Returns

Left shifted vector unsigned long.

7.10.3.63 static vi64_t vec_vsrad (vi64_t vra, vui64_t vrb) [inline], [static]

Vector Shift Right Algebraic Doubleword.

Vector Shift Right Algebraic Doubleword 0-63 bits. The shift amount is from bits 58-63 and 122-127 of vrb.

processor	Latency	Throughput
power8	2	2/cycle
power9	2	2/cycle

Note

Use the vec_vsrad for consistency with vec_vsld above. Define vec_vsrad only if the compiler does not define it in <altivec.h>.

Parameters

vra	a 128-bit vector treated as 2 x unsigned long integers.
vrb	shift amount in bits 58:63 and 122:127.

Returns

Right shifted vector unsigned long.

```
7.10.3.64 static vui64_t vec_vsrd ( vui64_t vra, vui64_t vrb ) [inline], [static]
```

Vector Shift Right Doubleword.

Vector Shift Right Doubleword 0-63 bits. The shift amount is from bits 58-63 and 122-127 of vrb.

processor	Latency	Throughput
power8	2	2/cycle
power9	2	2/cycle

Note

Use the vec_vsrd for consistency with vec_vsld above. Define vec_vsrd only if the compiler does not define it in <altivec.h>.

Parameters

vra	a 128-bit vector treated as 2 x unsigned long integers.
vrb	shift amount in bits 58:63 and 122:127.

Returns

Right shifted vector unsigned long.

```
7.10.3.65 static vui64_t vec_xxspltd ( vui64_t vra, const int ctl ) [inline], [static]
```

Vector splat doubleword. Duplicate the selected doubleword element across the doubleword elements of the result.

Note

This function implements the operation of a VSX Splat Doubleword Immediate instruction. This implementation is NOT Endian sensitive and the function is stable across BE/LE implementations.

The 1-bit control operand (ctl) selects which (0:1) doubleword element, from the vector operand, is replicated to both doublewords of the result vector. Control table:

ctl	vrt[0:63]	vrt[64:127]
0	vra[0:63]	vra[0:63]
1	vra[64:127]	vra[64:127]

processor	Latency	Throughput
power8	2	2/cycle
power9	3	2/cycle

vra	a 128-bit vector.
ctl	a const integer encoding the source doubleword.

Returns

The original vector with the doubleword elements swapped.

Index

VEC 11 100 01		vaa f100 ppa b E0
VEC_U_128, 31		vec_f128_ppc.h, 59
VF_128, 32	vec_	_all_isfinitef32
had gountize()		vec_f32_ppc.h, 75
bcd_qauntize0	vec_	_all_isfinitef64
vec_bcd_ppc.h, 34	vec_	vec_f64_ppc.h, 88 _all_isinff128
src/vec_bcd_ppc.h, 33		vec_f128_ppc.h, 60
src/vec_char_ppc.h, 36	vec	_all_isinff32
src/vec_common_ppc.h, 50		vec_f32_ppc.h, 76
src/vec_f128_ppc.h, 55	vec	_all_isinff64
src/vec_f32_ppc.h, 72	_	vec_f64_ppc.h, 89
src/vec_f64_ppc.h, 85	vec	all isnanf128
src/vec_int128_ppc.h, 98		vec_f128_ppc.h, 60
src/vec_int16_ppc.h, 132	vec	_all_isnanf32
src/vec_int32_ppc.h, 148	100_	vec_f32_ppc.h, 76
src/vec_int64_ppc.h, 164	V00	_all_isnanf64
	vec_	
vec_BCD2DFP		vec_f64_ppc.h, 89
vec_bcd_ppc.h, 34	vec_	_all_isnormalf128
vec_DFP2BCD		vec_f128_ppc.h, 61
vec_bcd_ppc.h, 36	vec_	_all_isnormalf32
vec_absdub		vec_f32_ppc.h, 77
vec_char_ppc.h, 39	vec_	_all_isnormalf64
vec_absdud		vec_f64_ppc.h, 90
vec_int64_ppc.h, 168	vec_	_all_issubnormalf128
vec absduh		vec_f128_ppc.h, 61
vec_int16_ppc.h, 140	vec_	_all_issubnormalf32
vec absduw		vec_f32_ppc.h, 77
vec_int32_ppc.h, 155	vec_	_all_issubnormalf64
vec absf128		vec_f64_ppc.h, 90
vec_f128_ppc.h, 59	vec_	_all_iszerof128
vec_absf32		vec_f128_ppc.h, 62
vec_f32_ppc.h, 75	vec_	_all_iszerof32
vec_absf64		vec_f32_ppc.h, 78
vec_f64_ppc.h, 88	vec_	_all_iszerof64
vec_addcq		vec_f64_ppc.h, 91
vec_int128_ppc.h, 102	vec_	_any_isfinitef32
vec_addcuq		vec_f32_ppc.h, 78
vec_int128_ppc.h, 103	vec	_any_isfinitef64
vec addecug		vec_f64_ppc.h, 91
vec_int128_ppc.h, 103	vec	any_isinff32
vec_addeq		vec_f32_ppc.h, 79
vec_int128_ppc.h, 104	vec	_any_isinff64
vec_addeuqm	_	vec_f64_ppc.h, 92
vec int128 ppc.h, 104	vec	_any_isnanf32
vec_addudm		vec_f32_ppc.h, 79
vec int64 ppc.h, 168	vec	_any_isnanf64
vec_adduqm	. 55_	vec f64 ppc.h, 92
vec_int128_ppc.h, 105	vec	_any_isnormalf32
vec_all_isfinitef128		vec_f32_ppc.h, 80
VCO_QII_1311111161120		νου_ιυε_ppc.π, <mark>συ</mark>

vec_any_isnormalf64	vec_int128_ppc.h, 105
vec_f64_ppc.h, 93	vec_clzw
vec_any_issubnormalf32	vec_int32_ppc.h, 156
vec_f32_ppc.h, 80	vec_cmpeqsd
vec_any_issubnormalf64	vec_int64_ppc.h, 169
vec_f64_ppc.h, 93	vec_cmpeqsq
vec_any_iszerof32	vec_int128_ppc.h, 105
vec_f32_ppc.h, 81 vec_any_iszerof64	vec_cmpequd
vec_f64_ppc.h, 94	vec_int64_ppc.h, 170
vec_lod_ppc.h	vec_cmpequq vec_int128_ppc.h, 106
bcd_qauntize0, 34	vec_cmpgesd
vec_BCD2DFP, 34	vec_int64_ppc.h, 170
vec_DFP2BCD, 36	vec_cmpgesq
vec_bcdadd, 34	vec_int128_ppc.h, 106
vec_bcdctb100s, 34	vec_cmpgeud
vec_bcddiv, 35	vec_int64_ppc.h, 170
vec bcdmul, 35	vec_cmpgeuq
vec_bcdsub, 36	vec_int128_ppc.h, 107
vec_bcdadd	vec_cmpgtsd
vec_bcd_ppc.h, 34	vec_int64_ppc.h, 171
vec bcdctb100s	vec_cmpgtsq
vec_bcd_ppc.h, 34	vec_int128_ppc.h, 107
vec bcddiv	vec_cmpgtud
vec_bcd_ppc.h, 35	vec_int64_ppc.h, 171
vec_bcdmul	vec_cmpgtuq
vec_bcd_ppc.h, 35	vec_int128_ppc.h, 108
vec_bcdsub	vec_cmplesd
	vec_int64_ppc.h, 173
vec bcd ppc.ii, 30	voo iiito i ppo.iii, i i o
vec_bcd_ppc.h, 36 vec_char_ppc.h	vec_cmplesq
vec_char_ppc.h	vec_cmplesq
vec_char_ppc.h vec_absdub, 39	vec_cmplesq vec_int128_ppc.h, 108
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgeb, 41 vec_mrgeb, 42	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulubm, 44	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltud vec_int64_ppc.h, 174
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulubm, 44 vec_popcntb, 44	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltuq vec_int128_ppc.h, 110
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulhub, 43 vec_popentb, 44 vec_shift_leftdo, 46	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltuq vec_int128_ppc.h, 110 vec_cmpnesd
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulhub, 43 vec_mulubm, 44 vec_shift_leftdo, 46 vec_slbi, 46	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltuq vec_int128_ppc.h, 110 vec_cmpnesd vec_int64_ppc.h, 175
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulhub, 43 vec_mulhub, 44 vec_shift_leftdo, 46 vec_slbi, 46 vec_srabi, 47	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltud vec_int128_ppc.h, 110 vec_cmpnesd vec_int64_ppc.h, 175 vec_cmpnesq
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulhub, 44 vec_shift_leftdo, 46 vec_srabi, 47 vec_srbi, 47	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltud vec_int128_ppc.h, 110 vec_cmpnesd vec_int64_ppc.h, 175 vec_cmpnesq vec_int128_ppc.h, 110
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulhub, 44 vec_popcntb, 44 vec_shift_leftdo, 46 vec_srabi, 47 vec_srbi, 47 vec_tolower, 48	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltuq vec_int128_ppc.h, 110 vec_cmpnesd vec_int64_ppc.h, 175 vec_cmpnesq vec_int128_ppc.h, 110 vec_cmpneud
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulhub, 44 vec_popentb, 44 vec_shift_leftdo, 46 vec_srabi, 47 vec_tolower, 48 vec_toupper, 48	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltuq vec_int128_ppc.h, 110 vec_cmpnesd vec_int64_ppc.h, 175 vec_cmpnesq vec_int128_ppc.h, 110 vec_cmpneud vec_int64_ppc.h, 175
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulhub, 44 vec_popentb, 44 vec_shift_leftdo, 46 vec_slbi, 46 vec_srabi, 47 vec_tolower, 48 vec_vmrgeb, 48	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltud vec_int128_ppc.h, 110 vec_cmpnesd vec_int64_ppc.h, 175 vec_cmpneud vec_int64_ppc.h, 110 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneud
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulhub, 44 vec_popentb, 44 vec_shift_leftdo, 46 vec_slbi, 46 vec_srabi, 47 vec_tolower, 48 vec_vmrgeb, 48 vec_vmrgob, 49	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltuq vec_int128_ppc.h, 110 vec_cmpnesd vec_int64_ppc.h, 175 vec_cmpneud vec_int128_ppc.h, 110 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneud vec_int128_ppc.h, 111
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulhub, 44 vec_popentb, 44 vec_shift_leftdo, 46 vec_slbi, 46 vec_srabi, 47 vec_tolower, 48 vec_vmrgeb, 48 vec_vmrgob, 49 vec_clzb	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltuq vec_int128_ppc.h, 110 vec_cmpnesd vec_int64_ppc.h, 175 vec_cmpnesq vec_int128_ppc.h, 110 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneud vec_int128_ppc.h, 111 vec_cmpsd_all_eq
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulhub, 44 vec_shift_leftdo, 46 vec_slbi, 46 vec_srabi, 47 vec_tolower, 48 vec_vmrgob, 48 vec_vmrgob, 49 vec_clzb vec_char_ppc.h, 39	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltuq vec_int128_ppc.h, 110 vec_cmpnesd vec_int64_ppc.h, 175 vec_cmpnesq vec_int128_ppc.h, 110 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneud vec_int128_ppc.h, 111 vec_cmpsd_all_eq vec_int64_ppc.h, 175
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulhub, 44 vec_popentb, 44 vec_shift_leftdo, 46 vec_slbi, 46 vec_srabi, 47 vec_tolower, 48 vec_vmrgeb, 48 vec_vmrgeb, 48 vec_vmrgob, 49 vec_clzb vec_clzd	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltuq vec_int128_ppc.h, 110 vec_cmpnesd vec_int64_ppc.h, 175 vec_cmpnesq vec_int128_ppc.h, 110 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneuq vec_int128_ppc.h, 111 vec_cmpsd_all_eq vec_int64_ppc.h, 175 vec_cmpsd_all_ge
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulhub, 44 vec_popentb, 44 vec_shift_leftdo, 46 vec_slbi, 46 vec_srabi, 47 vec_tolower, 48 vec_toupper, 48 vec_vmrgeb, 48 vec_vmrgob, 49 vec_clzb vec_clzd vec_int64_ppc.h, 169	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltuq vec_int128_ppc.h, 110 vec_cmpnesd vec_int64_ppc.h, 175 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneud vec_int128_ppc.h, 111 vec_cmpsd_all_eq vec_int64_ppc.h, 175 vec_cmpsd_all_eq vec_int64_ppc.h, 175 vec_cmpsd_all_ge vec_int64_ppc.h, 176
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulhub, 44 vec_shift_leftdo, 46 vec_slbi, 46 vec_srabi, 47 vec_tolower, 48 vec_vmrgeb, 48 vec_vmrgeb, 48 vec_vmrgob, 49 vec_clzd vec_int64_ppc.h, 169 vec_clzh	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltuq vec_int128_ppc.h, 110 vec_cmpnesd vec_int64_ppc.h, 175 vec_cmpnesq vec_int128_ppc.h, 110 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneuq vec_int128_ppc.h, 111 vec_cmpsd_all_eq vec_int64_ppc.h, 175 vec_cmpsd_all_ge vec_int64_ppc.h, 176 vec_cmpsd_all_ge vec_int64_ppc.h, 176
vec_char_ppc.h vec_absdub, 39 vec_clzb, 39 vec_isalnum, 40 vec_isalpha, 40 vec_isdigit, 41 vec_mrgahb, 41 vec_mrgalb, 41 vec_mrgeb, 42 vec_mrgob, 42 vec_mulhsb, 43 vec_mulhub, 43 vec_mulhub, 44 vec_popentb, 44 vec_shift_leftdo, 46 vec_slbi, 46 vec_srabi, 47 vec_tolower, 48 vec_toupper, 48 vec_vmrgeb, 48 vec_vmrgob, 49 vec_clzb vec_clzd vec_int64_ppc.h, 169	vec_cmplesq vec_int128_ppc.h, 108 vec_cmpleud vec_int64_ppc.h, 173 vec_cmpleuq vec_int128_ppc.h, 109 vec_cmpltsd vec_int64_ppc.h, 174 vec_cmpltsq vec_int128_ppc.h, 109 vec_cmpltud vec_int64_ppc.h, 174 vec_cmpltuq vec_int128_ppc.h, 110 vec_cmpnesd vec_int64_ppc.h, 175 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneud vec_int64_ppc.h, 175 vec_cmpneud vec_int128_ppc.h, 111 vec_cmpsd_all_eq vec_int64_ppc.h, 175 vec_cmpsd_all_eq vec_int64_ppc.h, 175 vec_cmpsd_all_ge vec_int64_ppc.h, 176

. 104	. 1400
vec_int64_ppc.h, 177	vec_int128_ppc.h, 115
vec_cmpsd_all_lt	vec_cmpuq_all_le
vec_int64_ppc.h, 177	vec_int128_ppc.h, 115
vec_cmpsd_all_ne	vec_cmpuq_all_lt
vec_int64_ppc.h, 178	vec_int128_ppc.h, 115
vec_cmpsd_any_eq	vec_cmpuq_all_ne
vec_int64_ppc.h, 178	vec_int128_ppc.h, 116
vec_cmpsd_any_ge	vec_cmul100cuq
vec_int64_ppc.h, 178	vec_int128_ppc.h, 116
vec_cmpsd_any_gt	vec_cmul100ecuq
vec_int64_ppc.h, 179	vec_int128_ppc.h, 117
vec_cmpsd_any_le	vec_cmul10cuq
vec_int64_ppc.h, 179	vec_int128_ppc.h, 117
vec_cmpsd_any_lt	vec_cmul10ecuq
vec_int64_ppc.h, 180	vec_int128_ppc.h, 118
vec_cmpsd_any_ne	vec_const_huge_valf128
vec_int64_ppc.h, 180	vec_f128_ppc.h, 62
vec_cmpsq_all_eq	vec_const_inff128
vec_int128_ppc.h, 111	vec_f128_ppc.h, 62
vec_cmpsq_all_ge	vec_const_nanf128
vec_int128_ppc.h, 112	vec f128 ppc.h, 62
vec_cmpsq_all_gt	vec_rrzo_ppc.rr, oz vec_const_nansf128
vec_int128_ppc.h, 112	vec_f128_ppc.h, 63
vec_cmpsq_all_le	vec_copysignf128
vec_int128_ppc.h, 112	vec_f128_ppc.h, 63
vec_cmpsq_all_lt	vec_copysignf32
vec_int128_ppc.h, 113	vec_f32_ppc.h, 81
vec_cmpsq_all_ne	vec_copysignf64
vec_int128_ppc.h, 113	vec_f64_ppc.h, 94
vec_cmpud_all_eq	vec_f128_ppc.h
vec_int64_ppc.h, 180	vec_absf128, 59
vec_cmpud_all_ge	vec_all_isfinitef128, 59
vec_int64_ppc.h, 181	vec_all_isinff128, 60
vec_cmpud_all_gt	vec_all_isnanf128, 60
vec_int64_ppc.h, 181	vec_all_isnormalf128, 61
vec_cmpud_all_le	vec_all_issubnormalf128, 61
vec_int64_ppc.h, 182	vec_all_iszerof128, 62
vec_cmpud_all_lt	vec_const_huge_valf128, 62
vec_int64_ppc.h, 182	vec_const_inff128, 62
vec_cmpud_all_ne	vec_const_nanf128, 62
vec_int64_ppc.h, 183	vec_const_nansf128, 63
vec_cmpud_any_eq	vec_copysignf128, 63
vec_int64_ppc.h, 183	vec_isfinitef128, 63
vec_cmpud_any_ge	vec_isinf_signf128, 64
vec_int64_ppc.h, 183	vec_isinff128, 64
vec_cmpud_any_gt	vec isnanf128, 65
vec_int64_ppc.h, 184	vec isnormalf128, 65
vec_cmpud_any_le	vec_issubnormalf128, 66
vec_int64_ppc.h, 184	vec_iszerof128, 66
vec_cmpud_any_lt	vec setb qp, 67
vec_int64_ppc.h, 185	vec_signbitf128, 67
vec_cmpud_any_ne	vec_signbit 126, 67
vec_int64_ppc.h, 185	vec_xler_bin128_2_vui16t, 68
vec_mto4_ppc.ff, 100 vec_cmpuq_all_eq	vec_xier_bin128_2_vui32t, 68
vec_cmpuq_aii_eq vec_int128_ppc.h, 114	vec_xler_bin128_2_vui64t, 69
vec_cmpuq_all_ge	vec_xfer_bin128_2_vui8t, 69
vec_int128_ppc.h, 114	vec_xfer_vui128t_2_bin128, 69
vec_cmpuq_all_gt	vec_xfer_vui16t_2_bin128, 70

	vec_xfer_vui32t_2_bin128, 70	vec_cmpgeuq, 107
	vec_xfer_vui64t_2_bin128, 71	vec_cmpgtsq, 107
	vec_xfer_vui8t_2_bin128, 71	vec_cmpgtuq, 108
vec	f32_ppc.h	vec_cmplesq, 108
	vec absf32, 75	vec cmpleug, 109
	vec_all_isfinitef32, 75	vec_cmpltsq, 109
	vec_all_isinff32, 76	vec_cmpltuq, 110
	vec_all_isnanf32, 76	vec_cmpnesq, 110
	vec_all_isnormalf32, 77	vec_cmpneuq, 111
	vec_all_issubnormalf32, 77	vec_cmpneaq, 111
	vec_all_issubformalis2, 77 vec all iszerof32, 78	
		vec_cmpsq_all_ge, 112
	vec_any_isfinitef32, 78	vec_cmpsq_all_gt, 112
	vec_any_isinff32, 79	vec_cmpsq_all_le, 112
	vec_any_isnanf32, 79	vec_cmpsq_all_lt, 113
	vec_any_isnormalf32, 80	vec_cmpsq_all_ne, 113
	vec_any_issubnormalf32, 80	vec_cmpuq_all_eq, 114
	vec_any_iszerof32, 81	vec_cmpuq_all_ge, 114
	vec_copysignf32, 81	vec_cmpuq_all_gt, 115
	vec_isfinitef32, 82	vec_cmpuq_all_le, 115
	vec_isinff32, 82	vec_cmpuq_all_lt, 115
	vec isnanf32, 83	vec_cmpuq_all_ne, 116
	vec isnormalf32, 83	vec cmul100cug, 116
	vec_issubnormalf32, 84	vec_cmul100ecuq, 117
	vec_iszerof32, 84	vec cmul10cuq, 117
VOC	f64_ppc.h	vec_cmul10ecuq, 118
VCC_	· ·	vec_msumudm, 118
	vec_absf64, 88	
	vec_all_isfinitef64, 88	vec_mul10cuq, 118
	vec_all_isinff64, 89	vec_mul10ecuq, 119
	vec_all_isnanf64, 89	vec_mul10euq, 119
	vec_all_isnormalf64, 90	vec_mul10uq, 120
	vec_all_issubnormalf64, 90	vec_muleud, 120
	vec_all_iszerof64, 91	vec_mulhud, 121
	vec_any_isfinitef64, 91	vec_mulluq, 121
	vec_any_isinff64, 92	vec_muloud, 122
	vec_any_isnanf64, 92	vec_muludm, 122
	vec_any_isnormalf64, 93	vec_muludq, 123
	vec_any_issubnormalf64, 93	vec_popcntq, 123
	vec_any_iszerof64, 94	vec_revbq, 124
	vec_copysignf64, 94	vec_setb_cyq, 124
	vec_isfinitef64, 95	vec setb ncq, 124
	vec isinff64, 95	vec setb sq, 125
	vec isnanf64, 96	— — ·
	-	vec_sldq, 125
	vec_isnormalf64, 96	vec_slq, 126
	vec_issubnormalf64, 97	vec_slq4, 126
	vec_iszerof64, 97	vec_slq5, 126
	vec_pack_longdouble, 98	vec_slqi, 127
	vec_unpack_longdouble, 98	vec_srq, 127
vec_	_int128_ppc.h	vec_srq4, 127
	vec_addcq, 102	vec_srq5, 128
	vec_addcuq, 103	vec_srqi, 128
	vec_addecuq, 103	vec_subcuq, 129
	vec_addeq, 104	vec subecuq, 129
	vec_addeuqm, 104	vec_subeuqm, 129
	vec addugm, 105	vec_subuqm, 131
	vec_clzq, 105	vec_subuqiii, 131
		vec_vmuloud, 132
	vec_cmpeqsq, 105	
	vec_cmpequq, 106	vec_int16_ppc.h
	vec_cmpgesq, 106	vec_absduh, 140

	vec_clzh, 140		vec_cmpsd_any_gt, 179
	vec_mrgahh, 141		vec_cmpsd_any_le, 179
	vec_mrgalh, 141		vec_cmpsd_any_lt, 180
	vec_mrgeh, 142		vec_cmpsd_any_ne, 180
	vec_mrgoh, 142		vec_cmpud_all_eq, 180
	vec_mulhsh, 143		vec_cmpud_all_ge, 181
	vec_mulhuh, 143		vec_cmpud_all_gt, 181
	vec_muluhm, 144		vec_cmpud_all_le, 182
	vec_popcnth, 144		vec_cmpud_all_lt, 182
	vec_revbh, 145		vec_cmpud_all_ne, 183
	vec_slhi, 145		vec_cmpud_any_eq, 183
	vec_srahi, 146		vec_cmpud_any_ge, 183
	vec_srhi, 146		vec_cmpud_any_gt, 184
	vec_vmrgeh, 147		vec_cmpud_any_le, 184
	vec_vmrgoh, 147		vec_cmpud_any_lt, 185
vec_	int32_ppc.h		vec_cmpud_any_ne, 185
	vec_absduw, 155		vec_maxsd, 185
	vec_clzw, 156		vec_maxud, 186
	vec_mrgahw, 156		vec_minsd, 186
	vec_mrgalw, 157		vec_minud, 187
	vec_mrgew, 157		vec_mrgahd, 187
	vec_mrgow, 158		vec_mrgald, 188
	vec_mulesw, 158		vec_mrged, 188
	vec_muleuw, 159		vec_mrghd, 189
	vec_mulhsw, 159		vec_mrgld, 189
	vec_mulhuw, 160		vec_mrgod, 189
	vec_mulosw, 160		vec_pasted, 190
	vec_mulouw, 161		vec_permdi, 190
	vec_muluwm, 161		vec_popcntd, 191
	vec_popcntw, 161		vec_revbd, 191
	vec_revbw, 162		vec_sldi, 193
	vec_slwi, 162		vec_splatd, 193
	vec_srawi, 163		vec_spltd, 194
	vec_srwi, 163		vec_sradi, 194
vec_	int64_ppc.h		vec_srdi, 195
	vec_absdud, 168		vec_subudm, 195
	vec_addudm, 168		vec_swapd, 196
	vec_clzd, 169		vec_vmsumuwm, 196
	vec_cmpeqsd, 169		vec_vsld, 197
	vec_cmpequd, 170		vec_vsrad, 197
	vec_cmpgesd, 170		vec_vsrd, 198
	vec_cmpgeud, 170		vec_xxspltd, 198
	vec_cmpgtsd, 171	vec	_isalnum
	vec_cmpgtud, 171		vec_char_ppc.h, 40
	vec_cmplesd, 173	vec	isalpha
	vec_cmpleud, 173		vec_char_ppc.h, 40
	vec cmpltsd, 174	vec	isdigit
	vec_cmpltud, 174	-	vec char ppc.h, 41
	vec_cmpnesd, 175	vec	_isfinitef128
	vec_cmpneud, 175	-	vec_f128_ppc.h, 63
	vec_cmpsd_all_eq, 175	vec	isfinitef32
	vec_cmpsd_all_ge, 176	·	vec_f32_ppc.h, 82
	vec_cmpsd_all_gt, 176	vec	isfinitef64
	vec_cmpsd_all_le, 177		vec_f64_ppc.h, 95
	vec_cmpsd_all_lt, 177	vec	isinf signf128
	vec_cmpsd_all_ne, 178		vec_f128_ppc.h, 64
	vec_cmpsd_any_eq, 178	vec	isinff128
	vec_cmpsd_any_ge, 178	100	vec_f128_ppc.h, 64
	p j _ g - , . / O		<u>-</u>

vec_isinff32	vec_mrgew
vec_f32_ppc.h, 82	vec_int32_ppc.h, 157
vec_isinff64	vec_mrghd
vec_f64_ppc.h, 95	vec_int64_ppc.h, 189
vec_isnanf128	vec_mrgld
vec_f128_ppc.h, 65	vec_int64_ppc.h, 189
vec_isnanf32	vec_mrgob
vec_f32_ppc.h, 83	vec_char_ppc.h, 42
vec_isnanf64	vec_mrgod
vec_f64_ppc.h, 96	vec_int64_ppc.h, 189
vec isnormalf128	vec_mrgoh
 vec_f128_ppc.h, 65	vec_int16_ppc.h, 142
vec_isnormalf32	vec_mrgow
vec_f32_ppc.h, 83	vec_int32_ppc.h, 158
vec isnormalf64	vec_msumudm
vec_f64_ppc.h, 96	vec_int128_ppc.h, 118
vec_issubnormalf128	vec_mul10cuq
vec_f128_ppc.h, 66 vec_issubnormalf32	vec_int128_ppc.h, 118
-	vec_mul10ecuq
vec_f32_ppc.h, 84	vec_int128_ppc.h, 119
vec_issubnormalf64	vec_mul10euq
vec_f64_ppc.h, 97	vec_int128_ppc.h, 119
vec_iszerof128	vec_mul10uq
vec_f128_ppc.h, 66	vec_int128_ppc.h, 120
vec_iszerof32	vec_mulesw
vec_f32_ppc.h, 84	vec_int32_ppc.h, 158
vec_iszerof64	vec_muleud
vec_f64_ppc.h, 97	vec_int128_ppc.h, 120
vec_maxsd	vec_muleuw
vec_int64_ppc.h, 185	vec_int32_ppc.h, 159
vec maxud	vec mulhsb
vec_maxud vec_int64_ppc.h, 186	vec_mulhsb vec_char_ppc.h, 43
vec_int64_ppc.h, 186	vec_char_ppc.h, 43
vec_int64_ppc.h, 186 vec_minsd	vec_char_ppc.h, 43 vec_mulhsh
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int64_ppc.h, 187	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int16_ppc.h, 141 vec_mrgahw	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143 vec_mulhuw
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int64_ppc.h, 141 vec_mrgahh vec_int16_ppc.h, 141 vec_mrgahw vec_int32_ppc.h, 156	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143 vec_mulhuw vec_int32_ppc.h, 160
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int64_ppc.h, 141 vec_mrgahw vec_int32_ppc.h, 156 vec_mrgalb	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143 vec_mulhuw vec_int32_ppc.h, 160 vec_mulluq
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int16_ppc.h, 141 vec_mrgahw vec_int32_ppc.h, 156 vec_mrgalb vec_char_ppc.h, 41	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143 vec_mulhuw vec_int32_ppc.h, 160 vec_mulluq vec_int128_ppc.h, 121
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int16_ppc.h, 141 vec_mrgahw vec_int32_ppc.h, 156 vec_mrgalb vec_char_ppc.h, 41 vec_mrgald	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143 vec_mulhuw vec_int32_ppc.h, 160 vec_mulluq vec_int128_ppc.h, 121 vec_mulosw
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int16_ppc.h, 141 vec_mrgahw vec_int32_ppc.h, 156 vec_mrgalb vec_char_ppc.h, 41 vec_mrgald vec_int64_ppc.h, 188	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143 vec_mulhuw vec_int32_ppc.h, 160 vec_mulluq vec_int128_ppc.h, 121 vec_mulosw vec_int32_ppc.h, 160
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int16_ppc.h, 141 vec_mrgahw vec_int32_ppc.h, 156 vec_mrgalb vec_char_ppc.h, 41 vec_mrgald vec_int64_ppc.h, 188 vec_mrgalh	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143 vec_mulhuw vec_int32_ppc.h, 160 vec_mulluq vec_int128_ppc.h, 121 vec_mulosw
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int16_ppc.h, 141 vec_mrgahw vec_int32_ppc.h, 156 vec_mrgalb vec_char_ppc.h, 41 vec_mrgald vec_int64_ppc.h, 188	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143 vec_mulhuw vec_int32_ppc.h, 160 vec_mulluq vec_int128_ppc.h, 121 vec_mulosw vec_int32_ppc.h, 160 vec_muloud vec_int128_ppc.h, 160 vec_muloud vec_int128_ppc.h, 160 vec_muloud vec_int128_ppc.h, 122
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int16_ppc.h, 141 vec_mrgahw vec_int32_ppc.h, 156 vec_mrgalb vec_char_ppc.h, 41 vec_mrgald vec_int64_ppc.h, 188 vec_mrgalh	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143 vec_mulhuw vec_int32_ppc.h, 160 vec_mulluq vec_int128_ppc.h, 121 vec_mulosw vec_int32_ppc.h, 160 vec_muloud
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int16_ppc.h, 141 vec_mrgahw vec_int32_ppc.h, 156 vec_mrgalb vec_char_ppc.h, 41 vec_mrgald vec_int64_ppc.h, 188 vec_mrgalh vec_int16_ppc.h, 141	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143 vec_mulhuw vec_int32_ppc.h, 160 vec_mulluq vec_int32_ppc.h, 121 vec_mulosw vec_int32_ppc.h, 160 vec_muloud vec_int128_ppc.h, 122 vec_muloud vec_int32_ppc.h, 122 vec_mulouw vec_int32_ppc.h, 161
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int16_ppc.h, 141 vec_mrgahw vec_int32_ppc.h, 156 vec_mrgalb vec_char_ppc.h, 41 vec_mrgald vec_int64_ppc.h, 188 vec_mrgalh vec_int16_ppc.h, 141 vec_mrgald vec_int16_ppc.h, 141 vec_mrgalw	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143 vec_mulhuw vec_int32_ppc.h, 160 vec_mulluq vec_int128_ppc.h, 121 vec_mulosw vec_int32_ppc.h, 160 vec_muloud vec_muloud vec_int128_ppc.h, 122 vec_mulouw
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int16_ppc.h, 141 vec_mrgahw vec_int32_ppc.h, 156 vec_mrgalb vec_char_ppc.h, 41 vec_mrgald vec_int64_ppc.h, 188 vec_mrgalh vec_int64_ppc.h, 188 vec_mrgalh vec_int16_ppc.h, 141 vec_mrgalw vec_int32_ppc.h, 157	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143 vec_mulhuw vec_int32_ppc.h, 160 vec_mulluq vec_int32_ppc.h, 121 vec_mulosw vec_int32_ppc.h, 160 vec_muloud vec_int128_ppc.h, 122 vec_muloud vec_int32_ppc.h, 122 vec_mulouw vec_int32_ppc.h, 161
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int16_ppc.h, 141 vec_mrgahw vec_int32_ppc.h, 156 vec_mrgalb vec_char_ppc.h, 41 vec_mrgald vec_int64_ppc.h, 188 vec_mrgalh vec_int64_ppc.h, 188 vec_mrgalh vec_int16_ppc.h, 141 vec_mrgalw vec_int32_ppc.h, 157 vec_mrgeb	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143 vec_mulhuw vec_int32_ppc.h, 160 vec_mulluq vec_int128_ppc.h, 121 vec_mulosw vec_int32_ppc.h, 160 vec_muloud vec_int128_ppc.h, 122 vec_muloud vec_int32_ppc.h, 160 vec_muloud vec_int32_ppc.h, 160 vec_muloud vec_int32_ppc.h, 160 vec_muloud vec_int32_ppc.h, 161 vec_mulubm
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int16_ppc.h, 141 vec_mrgahw vec_int32_ppc.h, 156 vec_mrgalb vec_char_ppc.h, 41 vec_mrgald vec_int64_ppc.h, 188 vec_mrgalh vec_int64_ppc.h, 188 vec_mrgalh vec_int16_ppc.h, 141 vec_mrgalw vec_int32_ppc.h, 157 vec_mrgeb vec_char_ppc.h, 42	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143 vec_mulhuw vec_int32_ppc.h, 160 vec_mulluq vec_int32_ppc.h, 121 vec_mulosw vec_int32_ppc.h, 160 vec_muloud vec_int128_ppc.h, 121 vec_muloud vec_int32_ppc.h, 160 vec_muloud vec_int32_ppc.h, 161 vec_mulouw vec_int32_ppc.h, 161 vec_mulubm vec_char_ppc.h, 44
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int16_ppc.h, 141 vec_mrgahw vec_int32_ppc.h, 156 vec_mrgalb vec_char_ppc.h, 41 vec_mrgald vec_int64_ppc.h, 188 vec_mrgalh vec_int16_ppc.h, 141 vec_mrgalh vec_int16_ppc.h, 141 vec_mrgalw vec_int32_ppc.h, 157 vec_mrgeb vec_char_ppc.h, 42 vec_mrged	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int16_ppc.h, 143 vec_mulhuw vec_int32_ppc.h, 160 vec_mulluq vec_int32_ppc.h, 121 vec_mulosw vec_int32_ppc.h, 160 vec_muloud vec_int128_ppc.h, 160 vec_muloud vec_int32_ppc.h, 160 vec_muloud vec_int32_ppc.h, 161 vec_mulouw vec_int32_ppc.h, 161 vec_mulubm vec_char_ppc.h, 44 vec_muludm
vec_int64_ppc.h, 186 vec_minsd vec_int64_ppc.h, 186 vec_minud vec_int64_ppc.h, 187 vec_mrgahb vec_char_ppc.h, 41 vec_mrgahd vec_int64_ppc.h, 187 vec_mrgahh vec_int16_ppc.h, 141 vec_mrgahw vec_int32_ppc.h, 156 vec_mrgalb vec_char_ppc.h, 41 vec_mrgald vec_int64_ppc.h, 188 vec_mrgalh vec_int16_ppc.h, 141 vec_mrgalw vec_int32_ppc.h, 157 vec_mrgeb vec_char_ppc.h, 42 vec_mrged vec_int64_ppc.h, 188	vec_char_ppc.h, 43 vec_mulhsh vec_int16_ppc.h, 143 vec_mulhsw vec_int32_ppc.h, 159 vec_mulhub vec_char_ppc.h, 43 vec_mulhud vec_int128_ppc.h, 121 vec_mulhuh vec_int32_ppc.h, 160 vec_mulluq vec_int32_ppc.h, 160 vec_mulluq vec_int32_ppc.h, 160 vec_muloud vec_int32_ppc.h, 160 vec_muloud vec_int32_ppc.h, 160 vec_muloud vec_int32_ppc.h, 160 vec_muloud vec_int32_ppc.h, 161 vec_muloud vec_int32_ppc.h, 161 vec_mulubm vec_char_ppc.h, 44 vec_muludm vec_int128_ppc.h, 122

vec_muluhm	vec_splatd
vec_int16_ppc.h, 144	vec_int64_ppc.h, 193
vec_muluwm	vec_spltd
vec_int32_ppc.h, 161	vec_int64_ppc.h, 194
vec_pack_longdouble	vec_srabi
vec_f64_ppc.h, 98	vec_char_ppc.h, 47
vec_pasted	vec_sradi
vec_int64_ppc.h, 190	vec_int64_ppc.h, 194
vec_permdi	vec_srahi
vec_int64_ppc.h, 190	vec_int16_ppc.h, 146
vec_popcntb	vec_srawi
vec_char_ppc.h, 44	vec_int32_ppc.h, 163
vec_popcntd	vec_srbi
vec_int64_ppc.h, 191	vec_char_ppc.h, 47
vec_popcnth	vec_srdi
vec_int16_ppc.h, 144	vec_int64_ppc.h, 195
vec_popcntq	vec_srhi
vec_int128_ppc.h, 123	vec_int16_ppc.h, 146
vec_popcntw	vec_srq
vec_int32_ppc.h, 161	vec_int128_ppc.h, 127
vec_revbd	vec_srq4
vec_int64_ppc.h, 191	vec_int128_ppc.h, 127
vec_revbh	vec_srq5
vec_int16_ppc.h, 145	vec_int128_ppc.h, 128
vec_revbq	vec_srqi
vec_int128_ppc.h, 124	vec_int128_ppc.h, 128
vec_revbw	vec_srwi
vec_int32_ppc.h, 162	vec_int32_ppc.h, 163
vec_setb_cyq	vec_subcuq
vec_int128_ppc.h, 124	vec_int128_ppc.h, 129
vec_setb_ncq	vec_subecuq
vec_int128_ppc.h, 124	vec_int128_ppc.h, 129
vec_setb_qp	vec_subeuqm
" vec_f128_ppc.h, 67	vec_int128_ppc.h, 129
vec_setb_sq	vec_subudm
vec_int128_ppc.h, 125	vec_int64_ppc.h, 195
vec_shift_leftdo	vec_subuqm
vec_char_ppc.h, 46	vec int128 ppc.h, 131
vec_signbitf128	vec_swapd
vec_signbit126 vec_f128_ppc.h, 67	vec_swapu vec_int64_ppc.h, 196
vec_nzo_ppc.n, 07 vec_slbi	vec_into4_ppc.n, 190
vec_sion vec char ppc.h, 46	vec_tolower vec char ppc.h, 48
vec_sldi	vec_toupper
vec_int64_ppc.h, 193	vec_char_ppc.h, 48
vec_sldq	vec_unpack_longdouble
vec_int128_ppc.h, 125	vec_f64_ppc.h, 98
vec_slhi	vec_vmrgeb
vec_int16_ppc.h, 145	vec_char_ppc.h, 48
vec_slq	vec_vmrgeh
vec_int128_ppc.h, 126	vec_int16_ppc.h, 147
vec_slq4	vec_vmrgob
vec_int128_ppc.h, 126	vec_char_ppc.h, 49
vec_slq5	vec_vmrgoh
vec_int128_ppc.h, 126	vec_int16_ppc.h, 147
vec_slqi	vec_vmsumuwm
vec_int128_ppc.h, 127	vec_int64_ppc.h, 196
vec_ntt126_ppc.tt, 127 vec_slwi	vec_int64_ppc.h, 196 vec_vmuleud

```
vec_vmuloud
    vec_int128_ppc.h, 132
vec_vsld
    vec_int64_ppc.h, 197
vec_vsrad
    vec_int64_ppc.h, 197
vec_vsrd
    vec_int64_ppc.h, 198
vec_xfer_bin128_2_vui128t
    vec_f128_ppc.h, 67
vec_xfer_bin128_2_vui16t
    vec_f128_ppc.h, 68
vec_xfer_bin128_2_vui32t
    vec_f128_ppc.h, 68
vec_xfer_bin128_2_vui64t
    vec_f128_ppc.h, 69
vec xfer bin128 2 vui8t
    vec_f128_ppc.h, 69
vec_xfer_vui128t_2_bin128
    vec_f128_ppc.h, 69
vec_xfer_vui16t_2_bin128
    vec_f128_ppc.h, 70
vec_xfer_vui32t_2_bin128
    vec_f128_ppc.h, 70
vec_xfer_vui64t_2_bin128
    vec_f128_ppc.h, 71
vec_xfer_vui8t_2_bin128
    vec_f128_ppc.h, 71
vec_xxspltd
    vec_int64_ppc.h, 198
```