## **EE5260: HARDWARE DESCRIPTION LANGUAGE**

Take Home Assignment 02

NAME : MUNSIF M.F.A

REG No. : EG/ 2021/ 4684

SEMESTER: 05

DATE : 22 /10 /2024

## Task 01:

1.

2.

```
#10 reset = 0;
#100;
#10 reset = 1;
#10 reset = 0;
#100;
#100;
$finish;
end
endmodule
```




Figure 1: IC7490TB output which displays the BCD Count Sequence




Figure 2: IC7490TB output - zoomed view

## Task02:

1.

```
module Decoder (
    input wire [3:0] BCD, // 4-bit BCD input
    output reg [6:0] seg // 7-segment output (a to g)
);
    always @(BCD) begin
       case (BCD)
           4'b0000: seg = 7'b0111111; // 0
           4'b0001: seg = 7'b0000110; // 1
           4'b0010: seg = 7'b1011011; // 2
           4'b0011: seg = 7'b1001111; // 3
           4'b0100: seg = 7'b1100110; // 4
           4'b0101: seg = 7'b1101101; // 5
           4'b0110: seg = 7'b1111101; // 6
           4'b0111: seg = 7'b0000111; // 7
           4'b1000: seg = 7'b1111111; // 8
           4'b1001: seg = 7'b1101111; // 9
           default: seg = 7'b00000000; // For Error Values
        endcase
endmodule
```

2.

```
module IC4017 (
    input wire clk, // Clock input
    input wire reset, // Reset input
    output reg [9:0] Q // 10 output lines (one per count)
);
    reg [3:0] count; // 4-bit counter to track the count (0-9)
    always @(posedge clk or posedge reset) begin
        if (reset) begin
            count <= 4'b0000; // Reset count to 0</pre>
            0 <= 10'b0000000001; // Set the first output HIGH</pre>
        end else begin
            if (count == 4'b1001) begin
                count <= 4'b0000; // Reset count after 9</pre>
            end else begin
                count <= count + 1; // Increment the count</pre>
            Q <= (10'b1 << count); // Set only one bit HIGH at a time
endmodule
```

## Task03:

1.

```
module Counter (
   input wire reset,  // Reset input
    output wire [6:0] seg_tens, // 7-segment display for tens
    output wire [6:0] seg_ones // 7-segment display for ones
);
    reg [5:0] count; // 6-bit counter to count up to 40
    wire [3:0] tens, ones; // BCD digits for tens and ones
    always @(posedge clk or posedge reset) begin
       if (reset) begin
           count <= 6'b0; // Reset the counter to 0</pre>
       end else if (count == 6'd40) begin
           count <= 6'b0; // Reset the counter when it reaches P (40)</pre>
       end else begin
           count <= count + 1; // Increment the counter</pre>
    assign tens = count / 10; // Tens digit
    assign ones = count % 10; // Ones digit
    Decoder decode_tens(.BCD(tens), .seg(seg_tens));
    Decoder decode_ones(.BCD(ones), .seg(seg_ones));
```

2.

```
.seg_ones(seg_ones)
);
initial begin
    clk = 0;
   forever #5 clk = ~clk; // Toggle the clock every 5 time units
   $dumpfile("counter_wave.vcd");
    $dumpvars(0, CounterTB);
initial begin
    reset = 1;  // Start with reset active
   #10 reset = 0; // Deactivate reset after 10 time units
    #415;
    $finish;
initial begin
    $monitor("Time = %0t, Tens = %b, Ones = %b", $time, seg_tens, seg_ones);
```




Figure 3: CounterTB module's output count from 0 to 17




Figure 4: CounterTB module's output - zoomed view




Figure 5: CounterTB module's output until 40 as my final digit of the index number is 4



Figure 6: CounterTB module's output up to 40 - zoomed view