

| The MAL Instruction Set | | | |
|-------------------------|------------------------|--|---|
| Format | | Effect | Notes |
| la | R, label | $R \leftarrow \text{label}$ | <p>$M[i]$ is the contents of the (aligned) word of memory beginning at location i.</p> <p>$m[i]$ is the contents of the byte of memory at location i.</p> <p>address can take several forms: label—absolute address (R_b)—base address $I(R_b)$—base displacement</p> |
| li | R, constant | $R \leftarrow \text{constant}$ | |
| lw | R, address | $R \leftarrow M[\text{address}]$ | |
| lb | R, address | $R \leftarrow (m[\text{address}]_7)^{24} \parallel m[\text{address}]$ | |
| lbu | R, address | $R \leftarrow 0^{24} \parallel m[\text{address}]$ | <p>D specifies a general register where the result is placed.</p> <p>S_1 is the contents of a general register.</p> <p>S_2 can be either the contents of a general register or a constant.</p> <p>If S_1 is not present, then S_1 is the same as D.</p> |
| sw | R, address | $R \rightarrow M[\text{address}]$ | |
| sb | R, address | $[R]_{7..0} \rightarrow m[\text{address}]$ | |
| add | D, S_1, S_2 | $D \leftarrow S_1 + S_2$ | |
| sub | D, S_1, S_2 | $D \leftarrow S_1 - S_2$ | <p>AMT may be either a general register or a constant. $0 \leq \text{AMT} < 32$.</p> |
| mul | D, S_1, S_2 | $D \leftarrow S_1 * S_2$ | |
| div | D, S_1, S_2 | $D \leftarrow S_1 \text{ div } S_2$ | |
| rem | D, S_1, S_2 | $D \leftarrow S_1 \text{ rem } S_2$ | |
| and | D, S_1, S_2 | $D \leftarrow S_1 \text{ AND } S_2$ | |
| or | D, S_1, S_2 | $D \leftarrow S_1 \text{ OR } S_2$ | |
| xor | D, S_1, S_2 | $D \leftarrow S_1 \text{ XOR } S_2$ | |
| nor | D, S_1, S_2 | $D \leftarrow S_1 \text{ NOR } S_2$ | |
| not | D, S_1 | $D \leftarrow \text{NOT } S_1$ | |
| move | D, S_2 | $D \leftarrow S_2$ | |
| sll | R_d, R_t, AMT | $R_d \leftarrow [R_t]_{31-\text{AMT}..0} \parallel 0^{\text{AMT}}$ | <p>F specifies a floating point register where the result is placed.</p> <p>W specifies a floating point register whose content is to be interpreted as a two's complement integer.</p> <p>F_1, F_2, and G each specify a floating point register whose content is to be interpreted as a single-precision floating point number.</p> |
| srl | R_d, R_t, AMT | $R_d \leftarrow 0^{\text{AMT}} \parallel [R_t]_{31..-\text{AMT}}$ | |
| sra | R_d, R_t, AMT | $R_d \leftarrow ([R_t]_{31})^{\text{AMT}} \parallel [R_t]_{31..-\text{AMT}}$ | |
| l.s | F, address | $F \leftarrow M[\text{address}]$ | |
| s.s | F, address | $F \rightarrow M[\text{address}]$ | |
| li.s | F, constant | $F \leftarrow \text{constant}$ | |
| mov.s | F, F_1 | $F \leftarrow F_1$ | |
| add.s | F, F_1, F_2 | $D \leftarrow F_1 + F_2$ | |
| sub.s | F, F_1, F_2 | $D \leftarrow F_1 - F_2$ | |
| mul.s | F, F_1, F_2 | $D \leftarrow F_1 * F_2$ | |
| div.s | F, F_1, F_2 | $D \leftarrow F_1 / F_2$ | |
| cvt.s.w | G, W | $G \leftarrow W$ | |
| cvt.w.s | W, G | $W \leftarrow G$ | |