



Control an 8x8 LED Matrix with a DE1-Soc Driver

De Brauwer Alexandre, Kokou Komedja and Yilmaz Murathan



Outline of presentation

- Introduction
- Hardware
- Software
 - Codes
- Test
- Conclusion

Introduction


 LED Matrix need to be driven => input of three signal (DIN, CS and CLK)

 FPGA board used as driver => Create these signals and send it to MAX7219


How can we harmonize all of these together?

Hardware

FPGA (DE1-SOC)





Led Matrix and MAX7219



Software

Generate the signals (DIN,CS and CLK)=>Pin configuration





Software

Special format of data is required for the LED
 Matrix => Data sheet

MAX7219/MAX7221




Figure 1. Timing Diagram

Table 1. Serial-Data Format (16 Bits)

D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
X	X	Х	X	ADDRESS				MSB	MSB DATA						LSB

Software « Codes »

- How our code is done? => 5 parts
- 1. Library
 - Fonts => Define the numbers between 0 and 9 in bits for later use in our main code
 - Types => Used to create a state machine with 4 states=> initialize, ready, executeand busy.
 - Virtual clock => Internal clock
- 2. Spi_master=> Control the channel between the DE1-SOC and the MAX7219.

Software « Codes »

- 3. Control of the Max7219 => Generate the signals according to the requirement saw before.
- 4. Main code =>Update the display and implement the counter (We can display whatever we want).
- 5. Finally, to make everyting work => Need of mapping between DE1-Soc Pins and Max inputs.

```
CLOCK_50 => CLOCK_50 ,
LED_DIN => GPIO_0(1),
LED_CS => GPIO_0(3),
LED_CLK => GPIO_0(5)
```


Test

Creation of a test bench=> Define an input data

```
SIGNAL CLOCK 50 : STD LOGIC;
  SIGNAL virt clk : STD LOGIC;
  SIGNAL LED CLK : STD LOGIC;
  SIGNAL LED CS : STD LOGIC;
  SIGNAL LED DIN : STD LOGIC;
  signal state : types;
  signal input
                         : STD LOGIC VECTOR(15 downto 0) := (1 =>'1', 2 => '1', 8 => '1', 9 => '1', 10 => '1', 11 => '1', others => '0');
                         : STD LOGIC := '1';
  signal run
  COMPONENT max is
      PORT (
          CLOCK 50
                        : IN STD LOGIC;
                        : IN STD LOGIC VECTOR (15 downto 0);
                        : IN STD LOGIC := '0';
                        : BUFFER types := initialize;
          virt clk : IN STD LOGIC := '0';
          CLK, DIN, CS : OUT STD LOGIC
      );
  END COMPONENT:
  constant clk period : time := 100 ns;
  vclock : entity work.virtual clock FORT MAP (CLOCK 50 => CLOCK 50, virt clk => virt clk);
  il: max
  PORT MAP (
-- list connections between master ports and signals
     CLOCK 50 => CLOCK 50,
     input => input,
             => run,
     virt clk => virt clk,
     state => state,
     CLK => LED CLK,
     DIN => LED DIN,
     CS => LED CS
  init : PROCESS
  -- variable declarations
  BEGIN
     CLOCK 50 <= '1';
        wait for clk period/2;
     CLOCK 50 <= '0';
        wait for clk period/2; -- code executes for every event on sensitivity list
  END PROCESS init:
END max arch;
```


Test

Simulation results



Test

Flashing the code on the board and VOILA!



Conclusion

- As we saw, controlling the LED Matrix is not the difficult part
- The most important part is how to link the things together=> Control the channel between MAX and DE1-SOC
- Once all the settings are done, just need to change the main code to display what we want (Letter, number, counter,...)

Thank you for your attention!

Questions?