

Assignment 2

CSE 311

Modüllerin neredeyse hepsinin testbenchleri yapılmıştır ve doğru çalışmaktadır. mips32_test kısmında simülasyonda herhangi bir hata yokmuş çalışıyor ama instructionlar çözemediğim bir şekilde farklı bir sırayla geliyorlar. Tam olarak çalışmadığı için tüm instructionları eklemedim. Onun dışında bir sorun yok gibi duruyor.

The screenshot displays the Xilinx ISE software interface. On the left, the 'Project Navigator' window shows a hierarchical tree of the project components. The 'mips' module is expanded, revealing its internal structure, including modules like 'inst1', 'cont1', 'mx1', 'mx2', 'mr1', 'se', 'ze', 'alctr', 'muxalu', 'alu1', 'comp', 'mxcomp', 'muxc', 'mainmem', 'muxmem', 'muxmem2', 'fa1', 'muxmem3', 'shf', 'fa2', 'mux8', 'muxJ', 'pc1', and processes 'n1' and 'a1'. The 'mips32' module is selected.

On the right, the 'Objects' window displays a table of the selected module's components. The table has columns for 'Name', 'Value', 'Kind', and 'Mode'. The components listed are:

Name	Value	Kind	Mode
clk	St0	Net	In
instruction	00000... Net	Net	Internal
PCout	00000... Net	Net	Internal
PCaddr	00000... Net	Net	Internal
PCplus4	00000... Net	Net	Internal
write_data_1	00000... Net	Net	Internal
signExtend_out	00000... Net	Net	Internal
zeroExtend_out	00000... Net	Net	Internal
read_data_1	00000... Net	Net	Internal
read_data_2	00000... Net	Net	Internal
ALUinput2	00000... Net	Net	Internal
ALUresult	00000... Net	Net	Internal

Below the 'Objects' window, the 'Processes (Active)' window is visible, showing a table with columns for 'Name', 'Type (filtered)', 'State', and 'On'. The table is currently empty.

Processes (Active)


Name	Type (filtered)	State	On

[illegible]

```
Transcript
add wave -position end sim:/mips32_testbench/mips/tempAddr
add wave -position end sim:/mips32_testbench/mips/jumpAddr
add wave -position end sim:/mips32_testbench/mips/shfl
add wave -position end sim:/mips32_testbench/mips/branchAddr
add wave -position end sim:/mips32_testbench/mips/trashl
add wave -position end sim:/mips32_testbench/mips/tempMuxB
add wave -position end sim:/mips32_testbench/mips/tempMuxJ
VSIM 53> run -all


VSIM 54>
```

Now: 90 ps Delta: 1



		ALUopcode	Func Field	ALU action	ALU control
lw	I	00	X	add	010
sw	I	00	X	add	010
j	J	X	X	X	X
jal	J	X	X	X	X
jr	R	10 (X)	000000	X	X
beq	I	01	X	sub	110
bne	I	01	X	sub	110
addn	R	10	100000	add	010
subn	R	10	100010	sub	110
xorn	R	10	100110	xor	011
andn	R	10	100100	and	000
orn	R	10	100101	or	001
ori	I	11	X	or	001
lui	I	X	X	X	X

000 → and
 001 → or
 010 → add
 110 → sub
 011 → xor



	RegDst	ALUSrc	MemtoReg	RegWr1	RegWr2	MemRead	MemWr	Branch	ALUOP	Jump	Jr	Jal	Lui	new5
lw	0	1	1	1	0	1	0	0	00	0	0	0	0	0
sw	X	1	X	0	0	0	1	0	00	0	0	0	X	0
j	X	X	X	0	0	0	0	0	X	1	0	0	X	X
jal	X	X	X	1	0	0	0	0	X	1	0	1	X	X
jr	X	X	X	0	0	0	0	0	X	0	1	0	X	X
beq	X	0	X	0	0	0	0	1	01	0	0	0	X	X
bne	X	0	X	0	0	0	0	1	01	0	0	0	X	X
addn	1	0	0	1	1	0	0	0	10	0	0	0	0	1
subn	1	0	0	1	1	0	0	0	10	0	0	0	0	1
xorn	1	0	0	1	1	0	0	0	10	0	0	0	0	1
andn	1	0	0	1	1	0	0	0	10	0	0	0	0	1
orn	1	0	0	1	1	0	0	0	10	0	0	0	0	1
ori	0	1	0	1	0	0	0	0	110	0	0	0	0	0
lui	0	X	X	1	0	0	0	0	XX	0	0	0	1	X

R-Type = 000000
 lw = 100011
 sw = 101011
 beq = 000100
 bne = 000101

J = 000010
 jal = 000011
 ori = 001101
 lui = 001111

ALUSrc = lw + sw + ori
 RegWr1 = (lw + jal + R + lui) + jr
 RegWr2 = R + jr
 MemRead = lw