

Senior Physical Design Engineer

NVIDIA · US, CA, Santa Clara

Job ID (this archive)	SC-044
Employer	NVIDIA
Location(s)	US, CA, Santa Clara
Posted / listing date	Posted 30+ Days Ago
Career stage (archive tag)	Experienced
Location group	Other U.S.
Career lane	Chip design & verification
Pay listed	\$168,000 - \$310,500 (by level)
Employer requisition	JR2017826
Source page	https://nvidia.wd5.myworkdayjobs.com/NVIDIAExternalCareerSite/job/US-CA-Santa-Clara/Senior-Physical-Design-Engineer_JR2017826
Accessed	2026-09-26

Saved on 2026-09-26 from the employer's public career site. The full posting text below is the employer's own wording, reformatted for printing (site navigation, buttons and cookie banners removed). Live listings change and close; check the source page before applying.

Job description

We are now looking for a motivated Physical Design Engineer to join our dynamic and growing team. If you want to challenge yourself and be a part of something great, join us today! NVIDIA has continuously reinvented itself over two decades. Our invention of the GPU in 1999 sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing!

More recently, GPU deep learning ignited modern AI - the next era of computing. NVIDIA is a "learning machine" that constantly evolves by adapting to new opportunities which are hard to tackle, that only we can pursue, and that matter to the world. This is our life's work, to amplify human inventiveness and intelligence.

What you'll be doing:

- Drive physical design and timing from netlist to gds.
- Partner with mixed signal teams to integrate Analog IO's and macros.
- Work on multi-mode and multi-corner timing closure, RC extraction, Cross talk, IR drop and EM analysis.

- Work with the Front-end teams to create and update timing constraints.
- Perform Physical verification DRC, ERC, LVS, Antenna checks and other checks.
- Debugging timing violations and implementing functional, Timing ECO's and perform formal verification.

What we need to see:

- BS (or equivalent experience) in Electrical or Computer Engineering with 6+ years' experience or MS (or equivalent experience) with 3+ years' experience in physical design.
- Experienced in Synopsys or Cadence place and route, physical design and timing tools.
- Ability to form methodologies and automate flows.
- Scan insertion and DFT knowledge is a plus

Your base salary will be determined based on your location, experience, and the pay of employees in similar positions. The base salary range is 168,000 USD - 264,500 USD for Level 4, and 196,000 USD - 310,500 USD for Level 5.

You will also be eligible for equity and [benefits](#).

Applications for this job will be accepted at least until August 8, 2026.

This posting is for an existing vacancy.

NVIDIA uses AI tools in its recruiting processes.

NVIDIA is committed to fostering an inclusive work environment and proud to be an equal opportunity employer. As we highly value diversity in our current and future employees, we do not discriminate (including in our hiring and promotion practices) on the basis of race, religion, color, national origin, gender, gender expression, sexual orientation, age, marital status, veteran status, disability status or any other characteristic protected by law.