



HACETTEPE UNIVERSITY
COMPUTER ENGINEERING DEPARTMENT

BM233 LOGIC DESIGN LAB - 2022 FALL

Experiment 5 - Sequential Circuits in Verilog


December 31, 2022

Student name:
Musa Enes ERKUVAN

Student Number:
b2200356848

1 Problem Definition

For this project, we need to implement a binary and gray counter, which counts up. We also need to implement a design that changes its counting mode with the given input.



THE STATE TRANSITION TABLE – D FLIP FLOP MODE 0

| Q2 present | Q1 Present | Q0 Present | Q2 Next | Q1 Next | Q0 Next | D2 Input | D1 Input | D0 input |
|-----------------------|-----------------------|-----------------------|--------------------|--------------------|--------------------|---------------------|---------------------|---------------------|
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |

1 D0 FLIP FLOP

| Q2,Q1 Present Q0 present | 00 | 01 | 11 | 10 |
|-----------------------------------|----|----|----|----|
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 |

$D0 = (\sim Q2 \text{ present}) \& (\sim Q1 \text{ present}) \& (\sim Q0 \text{ present}) \mid ((\sim Q2 \text{ present}) \& (Q1 \text{ present}) \& (\sim Q0 \text{ present})) \mid ((Q2 \text{ present}) \& (\sim Q1 \text{ present}) \& (\sim Q0 \text{ present})) \mid ((Q2 \text{ present}) \& (Q1 \text{ present}) \& (\sim Q0 \text{ present}))$

$D0 = \sim Q0 \text{ present}$

2 D1 FLIP FLOP

| Q2,Q1 Present Q0 present | 00 | 01 | 11 | 10 |
|-----------------------------------|----|----|----|----|
| 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |

$D1 = (\sim Q2 \text{ present}) \& (\sim Q1 \text{ present}) \& (Q0 \text{ present}) \mid ((\sim Q2 \text{ present}) \& (Q1 \text{ present}) \& (\sim Q0 \text{ present})) \mid ((Q2 \text{ present}) \& (\sim Q1 \text{ present}) \& (Q0 \text{ present})) \mid ((Q2 \text{ present}) \& (Q1 \text{ present}) \& (\sim Q0 \text{ present}))$

$D1 = (\sim Q1 \text{ present}) \& (Q0 \text{ present}) \mid ((Q1 \text{ present}) \& (\sim Q0 \text{ present}))$

3 D2 FLIP FLOP

| Q2,Q1 Present Q0 present | 00 | 01 | 11 | 10 |
|-----------------------------------|----|----|----|----|
| 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |

$D2 = (\sim Q2 \text{ present}) \& (Q1 \text{ present}) \& (Q0 \text{ present}) \mid ((Q2 \text{ present}) \& (\sim Q1 \text{ present}) \& (\sim Q0 \text{ present})) \mid ((Q2 \text{ present}) \& (\sim Q1 \text{ present}) \& (Q0 \text{ present})) \mid ((Q2 \text{ present}) \& (Q1 \text{ present}) \& (\sim Q0 \text{ present}))$

$D2 = (\sim Q2 \text{ present}) \& (Q1 \text{ present}) \& (Q0 \text{ present}) \mid ((Q2 \text{ present}) \& (\sim Q1 \text{ present})) \mid ((Q2 \text{ present}) \& (Q1 \text{ present}) \& (\sim Q0 \text{ present}))$

THE STATE TRANSITION TABLE – D FLIP FLOP MODE 1

| Q2 present | Q1 Present | Q0 Present | Q2 Next | Q1 Next | Q0 Next | D2 Input | D1 Input | D0 input |
|-----------------------|-----------------------|-----------------------|--------------------|--------------------|--------------------|---------------------|---------------------|---------------------|
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

1 D0 FLIP FLOP

| <u>Q2,Q1</u> Present Q0 present | 00 | 01 | 11 | 10 |
|--|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 | 0 |

$D0 = (\sim Q2 \text{ present}) \& (\sim Q1 \text{ present}) \& (\sim Q0 \text{ present})) \mid ((\sim Q2 \text{ present}) \& (\sim Q1 \text{ present}) \& (Q0 \text{ present})) \mid ((Q2 \text{ present}) \& (Q1 \text{ present}) \& (\sim Q0 \text{ present})) \mid ((Q2 \text{ present}) \& (Q1 \text{ present}) \& (Q0 \text{ present}))$

$D0 = (\sim Q2 \text{ present}) \& (\sim Q1 \text{ present})) \mid ((Q2 \text{ present}) \& (Q1 \text{ present}))$

2 D1 FLIP FLOP

| <u>Q2,Q1</u> Present Q0 present | 00 | 01 | 11 | 10 |
|--|----|----|----|----|
| 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |

$D1 = (\sim Q2 \text{ present}) \& (\sim Q1 \text{ present}) \& (Q0 \text{ present})) \mid ((\sim Q2 \text{ present}) \& (Q1 \text{ present}) \& (Q0 \text{ present})) \mid ((\sim Q2 \text{ present}) \& (Q1 \text{ present}) \& (\sim Q0 \text{ present})) \mid ((Q2 \text{ present}) \& (Q1 \text{ present}) \& (\sim Q0 \text{ present}))$


$D1 = (\sim Q2 \text{ present}) \& (Q0 \text{ present})) \mid ((Q1 \text{ present}) \& (\sim Q0 \text{ present}))$

3 D2 FLIP FLOP

| <u>Q2,Q1</u> Present Q0 present | 00 | 01 | 11 | 10 |
|--|----|----|----|----|
| 0 | 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 | 1 |

$D2 = (\sim Q2 \text{ present}) \& (Q1 \text{ present}) \& (\sim Q0 \text{ present})) \mid ((Q2 \text{ present}) \& (Q1 \text{ present}) \& (\sim Q0 \text{ present})) \mid ((Q2 \text{ present}) \& (Q1 \text{ present}) \& (Q0 \text{ present})) \mid ((Q2 \text{ present}) \& (\sim Q1 \text{ present}) \& (Q0 \text{ present}))$

$D2 = (Q1 \text{ present}) \& (\sim Q0 \text{ present})) \mid ((Q2 \text{ present}) \& (Q0 \text{ present}))$



```

1 module counter_d(input reset, input clk, input mode, output [2:0] count);
2
3     // Your code goes here. DO NOT change anything that is already given! Otherwise,
4
5     // flip flop inputs
6
7     wire D0,D1,D2;
8
9     // 0- Inputs hex converter
10
11     wire notc0,notc1,notc2,notmode;
12
13     not gate90(notc0,count[0]);
14     not gate91(notc1,count[1]);
15     not gate92(notc2,count[2]);
16     not gate93(notmode,mode);
17
18     // 1-first flip flop
19
20     // 1a-mode 0 inputs , binary
21
22
23     wire x;
24
25     and gate1(x,notc0, notmode); // D0 = ~Q0 ,mode 0
26
27     // 1b-mode 1 inputs , gray code
28
29     wire y,y1,y2,y3;
30
31     and gate2(y,count[2],count[1]);
32     and gate3(y1,notc2,notc1);
33
34     or gate4(y2,y,y1);
35
36     and gate5(y3,y2,mode); // D0 = (Q2 & Q1) | (~Q2 & ~Q1) , mode 1
37
38     // 1c-decide first flip flop , mode 0 or 1
39
40     or gate6(D0,x,y3);
41
42     // 2-second flip flop
43
44     // 2a-mode 0 inputs , binary
45
46     wire z,z1,z2,z3;
47
48     and gate7(z,notc0,count[1]);
49     and gate8(z1,count[0],notc1);
50
51     or gate9(z2,z,z1);
52
53     and gate10(z3,z2,notmode); // D1 = (Q1 & Q0) | (~Q1 & Q0) , mode 0
54
55     // 2b-mode 1 inputs , gray code
56
57     wire v,v1,v2,v3;
58
59     and gate11(v,notc2,count[0]);
60     and gate12(v1,count[1],notc0);
61
62     or gate13(v2,v,v1);
63
64     and gate14(v3,v2,mode); // D1 = (~Q2 & Q0) | (Q1 & ~Q0) , mode 1
65
66     // 2c-decide second flip flop , mode 0 or 1
67
68     or gate15(D1,z3,v3);
69
70     // 3-third flip flop
71
72     // 3a-mode 0 inputs , binary
73
74     wire n,n1,n2,n3,n4;
75
76     and gate16(n,count[2],notc1);
77     and gate17(n1,count[2],count[1],notc0);
78     and gate18(n2,notc2,count[1],count[0]);
79
80     or gate19(n3,n,n1,n2);
81
82     and gate20(n4,n3,notmode); // D2 = (Q2 & ~Q1) | (Q2 & Q1 & ~Q0) | (~Q2 & Q1 & Q0)
83
84     // 3b-mode 1 inputs , gray code
85
86     wire m,m1,m2,m3,m4;
87
88     and gate21(m,count[2],count[1]);
89     and gate22(m1,count[2],notc1,count[0]);
90     and gate23(m2,notc2,count[1],notc0);
91
92     or gate24(m3,m,m1,m2);
93
94     and gate25(m4,m3,mode); // D2 = (Q2 & Q1) | (Q2 & ~Q1 & Q0) | (~Q2 & Q1 & ~Q0) ,
95
96     // 3c-decide third flip flop , mode 0 or 1
97
98     or gate26(D2,n4,m4);
99
100     // 4-call or send inputs to flip flops
101
102     dff_sync_res flip1 ( .D (D0) , .clk(clk) , .sync_reset(reset) , .Q(count[0]) );
103
104     dff_sync_res flip2 ( .D (D1) , .clk(clk) , .sync_reset(reset) , .Q(count[1]) );
105
106     dff_sync_res flip3 ( .D (D2) , .clk(clk) , .sync_reset(reset) , .Q(count[2]) );
107
108 endmodule

```



```
1 module dff_sync_res(D, clk, sync_reset, Q);
2     input D;
3     input clk;
4     input sync_reset;
5     output reg Q;
6
7     // Your code goes here. DO NOT change anything that is already given! Otherwise
8
9     always @(posedge clk) // this means positive edge , Rising edge of clock , init
10    begin
11
12        if(sync_reset==1'b1)
13            Q <= 1'b0;
14
15        else
16            Q <= D;
17
18    end
19
20 endmodule
```

1 Testbench Implementation

State for which cases you are testing and their meaning. Example how to add Verilog code:

```
1 `timescale 1ns/1ps
2
3 module counter_tb;
4     reg reset, clk, mode;
5     wire [2:0] count;
6     integer i;
7
8     //Comment the next line out when testing your JK flip flop implementation.
9     counter_d uut(reset, clk, mode, count);
10    // Uncomment the next line to test your JK flip flop implementation.
11    //counter_jk c1(reset, clk, mode, count);
12
13    initial begin
14        // Your code goes here. DO NOT change anything that is already given! Other
15        // Make sure to use $finish statement to avoid infinite loops.
16        $dumpfile("result.vcd");
17        $dumpvars;
18
19
20        reset=1'b1;
21        mode=1'b0;
22
23        #20 reset =1'b0;
24
25        #102 mode=1'b1;
26
27        #100 reset =1'b1;
28
29        #50 $finish;
30
31    end
32
33    initial begin
34
35        // Generate clock
36        // Your code goes here. DO NOT change anything that is already given! Other
37        clk=1'b0;
38        forever #5 clk = ~clk;
39
40    end
41
42 endmodule
```

From: 0 sec To: 272 ns | Marker: 75 ps | Cursor: 78300 ps

Signals

Time


clk =

mode =

reset =

count[2:0] =

Waves



THE STATE TRANSITION TABLE – JK FLIP FLOP MODE 0

| Q2 present | Q1 Present | Q0 Present | Q2 Next | Q1 Next | Q0 Next | J2 Input | K2 Input | J1 input | K1 input | J0 input | K0 input |
|-----------------------|-----------------------|-----------------------|--------------------|--------------------|--------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | X | 0 | X | 1 | X |
| 0 | 0 | 1 | 0 | 1 | 0 | 0 | X | 1 | X | X | 1 |
| 0 | 1 | 0 | 0 | 1 | 1 | 0 | X | X | 0 | 1 | X |
| 0 | 1 | 1 | 1 | 0 | 0 | 1 | X | X | 1 | X | 1 |
| 1 | 0 | 0 | 1 | 0 | 1 | X | 0 | 0 | X | 1 | X |
| 1 | 0 | 1 | 1 | 1 | 0 | X | 0 | 1 | X | X | 1 |
| 1 | 1 | 0 | 1 | 1 | 1 | X | 0 | X | 0 | 1 | X |
| 1 | 1 | 1 | 0 | 0 | 0 | X | 1 | X | 1 | X | 1 |

1 J2 FLIP FLOP

| Q2,Q1 Present Q0 present | 00 | 01 | 11 | 10 |
|-----------------------------------|----|----|----|----|
| 0 | 0 | 0 | X | X |
| 1 | 0 | 1 | X | X |

$$J2 = (\sim Q2 \text{ present}) \& (Q1 \text{ present}) \& (Q0 \text{ present})$$

3 J1 FLIP FLOP

| Q2,Q1 Present Q0 present | 00 | 01 | 11 | 10 |
|-----------------------------------|----|----|----|----|
| 0 | 0 | X | X | 0 |
| 1 | 1 | X | X | 1 |

$$J1 = (\sim Q1 \text{ present}) \& (Q0 \text{ present})$$

5 J0 FLIP FLOP

| Q2,Q1 Present Q0 present | 00 | 01 | 11 | 10 |
|-----------------------------------|----|----|----|----|
| 0 | 1 | 1 | 1 | 1 |
| 1 | X | X | X | X |

$$J0 = (\sim Q0 \text{ present})$$

2 K2 FLIP FLOP

| Q2,Q1 Present Q0 present | 00 | 01 | 11 | 10 |
|-----------------------------------|----|----|----|----|
| 0 | X | X | 0 | 0 |
| 1 | X | X | 1 | 0 |

$$K2 = (Q2 \text{ present}) \& (Q1 \text{ present}) \& (Q0 \text{ present})$$

4 K1 FLIP FLOP

| Q2,Q1 Present Q0 present | 00 | 01 | 11 | 10 |
|-----------------------------------|----|----|----|----|
| 0 | X | 0 | 0 | X |
| 1 | X | 1 | 1 | X |

$$K1 = (Q1 \text{ present}) \& (Q0 \text{ present})$$

6 K0 FLIP FLOP

| Q2,Q1 Present Q0 present | 00 | 01 | 11 | 10 |
|-----------------------------------|----|----|----|----|
| 0 | X | X | X | X |
| 1 | 1 | 1 | 1 | 1 |

$$K0 = (Q0 \text{ present})$$

THE STATE TRANSITION TABLE – JK FLIP FLOP MODE 1

| Q2 present | Q1 Present | Q0 Present | Q2 Next | Q1 Next | Q0 Next | J2 Input | K2 Input | J1 input | K1 input | J0 input | K0 input |
|-----------------------|-----------------------|-----------------------|--------------------|--------------------|--------------------|---------------------|---------------------|---------------------|---------------------|---------------------|---------------------|
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | X | 0 | X | 1 | X |
| 0 | 0 | 1 | 0 | 1 | 1 | 0 | X | 1 | X | X | 0 |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | X | X | 0 | X | 1 |
| 0 | 1 | 0 | 1 | 1 | 0 | 1 | X | X | 0 | 0 | X |
| 1 | 1 | 0 | 1 | 1 | 1 | X | 0 | X | 0 | 1 | X |
| 1 | 1 | 1 | 1 | 0 | 1 | X | 0 | X | 1 | X | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 | X | 0 | 0 | X | X | 1 |
| 1 | 0 | 0 | 0 | 0 | 0 | X | 1 | 0 | X | 0 | X |

1 J2 FLIP FLOP

| <div>Q2,Q1 Present</div> <div>Q0 present</div> | 00 | 01 | 11 | 10 |
|--|----|----|----|----|
| 0 | 0 | 1 | X | X |
| 1 | 0 | 0 | X | X |

J2 = ((~Q2 present) & (Q1 present) & (~Q0present))

3 J1 FLIP FLOP

| <div>Q2,Q1 Present</div> <div>Q0 present</div> | 00 | 01 | 11 | 10 |
|--|----|----|----|----|
| 0 | 0 | X | X | 0 |
| 1 | 1 | X | X | 0 |

J1 = ((~Q2 present) & (~Q1 present) & (Q0present))

5 J0 FLIP FLOP

| <div>Q2,Q1 Present</div> <div>Q0 present</div> | 00 | 01 | 11 | 10 |
|--|----|----|----|----|
| 0 | 1 | 0 | 1 | 0 |
| 1 | X | X | X | X |

J0 = ((~Q2 present) & (~Q1 present) & (~Q0present)) | ((Q2 present) & (Q1 present) & (Q0present))

2 K2 FLIP FLOP

| <div>Q2,Q1 Present</div> <div>Q0 present</div> | 00 | 01 | 11 | 10 |
|--|----|----|----|----|
| 0 | X | X | 0 | 1 |
| 1 | X | X | 0 | 0 |

K2 = ((Q2 present) & (~Q1 present) & (~Q0present))

4 K1 FLIP FLOP

| <div>Q2,Q1 Present</div> <div>Q0 present</div> | 00 | 01 | 11 | 10 |
|--|----|----|----|----|
| 0 | X | 0 | 0 | X |
| 1 | X | 0 | 1 | X |


K1 = ((Q2 present) & (Q1 present) & (Q0present))

6 K0 FLIP FLOP

| <div>Q2,Q1 Present</div> <div>Q0 present</div> | 00 | 01 | 11 | 10 |
|--|----|----|----|----|
| 0 | X | X | X | X |
| 1 | 0 | 1 | 0 | 1 |

K0 = ((~Q2 present) & (Q1 present) & (Q0present)) | ((Q2 present) & (~Q1 present) & (Q0present))

| SYNC RESET | Q Present | Q Next | J | K |
|------------|--------------|-----------|---|---|
| 0 | X | 0 | X | X |
| 1 | 0 | 0 | 0 | X |
| 1 | 0 | 1 | 1 | X |
| 1 | 1 | 0 | X | 1 |
| 1 | 1 | 1 | X | 0 |



```

1 module counter_jk(input reset, input clk, input mode, output [2:0] count);
2
3     // Your code goes here. DO NOT change anything that is already given! Otherwise
4
5
6     wire J0,K0,J1,K1,J2,K2;
7
8     // 0- Inputs hex converter
9     wire notc0,notc1,notc2,notmode;
10
11     not gate90(notc0,count[0]);
12     not gate91(notc1,count[1]);
13     not gate92(notc2,count[2]);
14     not gate93(notmode,mode);
15
16     // 1-first flip flop
17     // mode 0
18
19     // J0
20     wire f4;
21     and gate88(f4,notc0,notmode);
22
23     // K0
24     wire f5;
25     and gate89(f5,count[0],notmode);
26
27     // mode 1
28
29     // J0
30     wire l1,l2,l3;
31
32     and gate7(l1,notc2,notc1,notc0);
33     and gate8(l2,count[2],count[1],notc0);
34
35     or gate9(l3,l1,l2);
36
37     wire f2;
38     and gate78(f2,l3,mode);
39
40     // K0
41     wire l4,l5,l6;
42
43     and gate10(l4,notc2,count[1],count[0]);
44     and gate11(l5,count[2],notc1,count[0]);
45
46     or gate12(l6,l4,l5);
47
48     wire f1;
49     and gate77(f1,l6,mode);
50
51     // decide which mode to choose
52
53     or gate660(J0,f2,f4);
54     or gate679(K0,f1,f5);
55
56     // 2-second flip flop
57
58     // mode 0
59
60     // J1
61     wire x1,o1;
62     and gate1(x1,notc1,count[0]);
63
64     and gate99(o1,x1,notmode); // J1 with mode 0
65
66     // K1
67     wire x2,o2;
68     and gate2(x2,count[1],count[0]);
69
70     and gate100(o2,x2,notmode); // K1 with mode 0
71
72     // mode 1
73
74     // J1
75     wire l7,o3;
76     and gate13(l7,notc2,notc1,count[0]);
77
78     and gate101(o3,l7,mode);
79
80
81     // K1
82     wire l8,o4;
83     and gate14(l8,count[2],count[1],count[0]);
84
85     and gate102(o4,l8,mode);
86
87     // decide which mode to choose
88
89     or gate666(J1,o3,o1);
90     or gate676(K1,o4,o2);
91
92
93     // 3-third flip flop
94
95     // mode 0
96
97     // J2
98     wire y1,t1;
99     and gate5(y1,notc2,count[1],count[0]);
100
101     and gate71(t1,y1,notmode);
102
103     // K2
104     wire y2,t2;
105     and gate6(y2,count[2],count[1],count[0]);
106
107     and gate23(t2,y2,notmode);
108
109     // mode 1
110
111     // J2
112     wire l9,w1;
113     and gate15(l9,notc2,count[1],notc0);
114
115     and gate44(w1,l9,mode);
116
117     // K2
118     wire l10,w2;
119     and gate16(l10,count[2],notc1,notc0);
120
121     and gate33(w2,l10,mode);
122
123     // decide which mode to choose
124
125     or gate66(J2,t1,w1);
126     or gate67(K2,t2,w2);
127
128     // CALL FLIP FLOPS
129
130     jk_sync_res flip1 ( .J(J0) , .K(K0) , .clk(clk) , .sync_reset(reset)
131     , .Q(count[0]) );
132
133     jk_sync_res flip2 ( .J(J1) , .K(K1) , .clk(clk) , .sync_reset(reset)
134     , .Q(count[1]) );
135
136     jk_sync_res flip3 ( .J(J2) , .K(K2) , .clk(clk) , .sync_reset(reset)
137     , .Q(count[2]) );
138
139 endmodule

```

```
1 module jk_sync_res(J, K, clk, sync_reset, Q);
2     input J;
3     input K;
4     input clk;
5     input sync_reset;
6     output reg Q;
7
8     // Your code goes here. DO NOT change anything that is already given! Otherwise
9
10    always@ (posedge(clk))
11    begin
12        if(sync_reset == 1'b1)
13            Q <= 1'b0;
14        else
15            if(J == 0 && K == 0)
16                Q <= Q;
17            else if(J == 0 && K == 1)
18                Q <= 1'b0;
19            else if(J == 1 && K == 0)
20                Q <= 1'b1;
21            else
22                Q <= ~Q;
23
24    end
25
26 endmodule
```

```

1 timescale 1ns/1ps
2
3 module counter_tb;
4     reg reset, clk, mode;
5     wire [2:0] count;
6     integer i;
7
8     //Comment the next line out when testing your JK flip flop implementation.
9     //counter_d uut(reset, clk, mode, count);
10    // Uncomment the next line to test your JK flip flop implementation.
11    counter_jk c1(reset, clk, mode, count);
12
13    initial begin
14        // Your code goes here. DO NOT change anything that is already given! Other
15        // Make sure to use $finish statement to avoid infinite loops.
16        $dumpfile("result.vcd");
17        $dumpvars;
18
19
20        reset=1'b1;
21        mode=1'b0;
22
23        #20 reset =1'b0;
24
25        #102 mode=1'b1;
26
27        #100 reset =1'b1;
28
29        #50 $finish;
30
31    end
32
33    initial begin
34
35        // Generate clock
36        // Your code goes here. DO NOT change anything that is already given! Other
37        clk=1'b0;
38        forever #5 clk = ~clk;
39
40    end
41
42 endmodule

```

From: 0 sec To: 272 ns Marker: -- Cursor: 272 ns

enter_tb

1

Signals

Time

clk

mode

reset

count[2:0]

Waves

100 ns

200 ns

