

# HACETTEPE UNIVERSITY COMPUTER ENGINEERING DEPARTMENT

BM233 Logic Design Lab - 2022 Fall


# Experiment 5 - Sequential Circuits in Verilog

December 31, 2022

Student name: Musa Enes ERKUVAN Student Number: b2200356848

#### 1 Problem Definition

For this project, we need to implement a binary and gray counter, which counts up. We also need to implement a design that changes its counting mode with the given input.



#### THE STATE TRANSITION TABLE - D FLIP FLOP MODE 0

Q2 present	Q1 Present	Q0 Present	Q2 Next	Q1 Next	Q0 Next	D2 Input	D1 Input	D0 input
0	0	0	0	0	1	0	0	1
0	0	1	0	1	0	0	1	0
0	1	0	0	1	1	0	1	1
0	1	1	1	0	0	1	0	0
1	0	0	1	0	1	1	0	1
1	0	1	1	1	0	1	1	0
1	1	0	1	1	1	1	1	1
1	1	1	0	0	0	0	0	0

#### 1 D0 FLIP FLOP

Q2,Q1 Present Q0 present	00	01	11	10
0	1	1	1	1
1	0	0	0	0

 $\textbf{D0} = ( (^{\sim}Q2 \text{ present}) & (^{\sim}Q1 \text{ present}) & (^{\sim}Q0 \text{present}) ) | ( (^{\sim}Q2 \text{ present}) & (Q1 \text{ present}) & (^{\sim}Q0 \text{present}) ) | ( (Q2 \text{ present}) & (^{\sim}Q0 \text{present}) ) | ( (Q2 \text{ present}) & (^{\sim}Q0 \text{present}) ) | ( (Q3 \text{ present}) & (^{\sim}Q0 \text{present}) ) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) ) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) ) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) ) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) & (^{\sim}Q0 \text{ present}) | ( (Q4 \text{ prese$ 

D0 = ~Q0present

#### 2 D1 FLIP FLOP

Q2,Q1 Present Q0 present	00	01	11	10
0	0	1	1	0
1	1	0	0	1

 $\textbf{D1} = ( (^{\sim}Q2 \text{ present}) & (^{\sim}Q1 \text{ present}) & (Q0 \text{present}) ) | ( (^{\sim}Q2 \text{ present}) & (Q1 \text{ present}) & (^{\sim}Q0 \text{present}) | ((Q2 \text{ present}) & (^{\sim}Q1 \text{ present}) & (Q0 \text{present})) | ((Q2 \text{ present}) & (Q1 \text{ present}) & (^{\sim}Q0 \text{present})) | ((Q2 \text{ present}) & (^{\sim}Q0 \text{present})) | ((Q2 \text{ present}) & (^{\sim}Q0 \text{ present})) | ((Q2 \text{ present}) & (^{\sim}Q0 \text{ present})) | ((Q3 \text{ present}) & (^{\sim}Q0 \text{ present})) | ((Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) | (Q4 \text{ present}) & (^{\sim}Q0 \text{ present}) | (Q4 \text{ prese$ 

**D1** = (\_(~Q1 present) & (Q0present)) | ( (Q1 present) & (~Q0present))

#### **3 D2 FLIP FLOP**

Q2,Q1 Present Q0 present	00	01	11	10
0	0	0	1	1
1	0	1	0	1

D2 = (\_(~Q2 present) & (Q1 present) & (Q0present) ) | ( (Q2 present) & (~Q1 present) & (~Q1 present) & (~Q0present)) | ((Q2 present) & (~Q1 present) & (Q0present)) | ((Q2 present) & (Q1 present) & (~Q0present))

**D2** = (\_(~Q2 present) & (Q1 present) & (Q0present)) | ( (Q2 present) & (~Q1 present)) | ( (Q2 present) & (~Q1 present) & (~Q0present))

#### THE STATE TRANSITION TABLE - D FLIP FLOP MODE 1

Q2 present	Q1 Present	Q0 Present	Q2 Next	Q1 Next	Q0 Next	D2 Input	D1 Input	D0 input
0	0	0	0	0	1	0	0	1
0	0	1	0	1	1	0	1	1
0	1	1	0	1	0	0	1	0
0	1	0	1	1	0	1	1	0
1	1	0	1	1	1	1	1	1
1	1	1	1	0	1	1	0	1
1	0	1	1	0	0	1	0	0
1	0	0	0	0	0	0	0	0

# 1 D0 FLIP FLOP

Q2,Q1 Present Q0 present	00	01	11	10
0	1	0	1	0
1	1	0	1	0

 $\textbf{D0 = ( (^Q2 \text{ present}) \& (^Q1 \text{ present}) \& (^Q0 \text{ present}) ) | ((^Q2 \text{ present}) \& (^Q1 \text{ present}) \& (^Q0 \text{ present})) | ((^Q2 \text{ present}) \& (^Q1 \text{ present}) \& (^Q0 \text{ present})) | ((^Q2 \text{ present}) \& (^Q1 \text{ present}) \& (^Q0 \text{ present})) | ((^Q2 \text{ present}) \& (^Q1 \text{ present}) \& (^Q0 \text{ present})) | ((^Q2 \text{ present}) \& (^Q1 \text{ present}) \& (^Q0 \text{ present})) | ((^Q2 \text{ present}) \& (^Q1 \text{ present}) \& (^Q1 \text{ present}) & ($ 

#### 2 D1 FLIP FLOP

Q2,Q1 Present Q0 present	00	01	11	10
0	0	1	1	o
1	1	1	0	0

**D1** = (\_(^Q2 present) & (^Q1 present) & (Q0present) ) | ( (^Q2 present) & (Q1 present) & (Q0present)) | ((^Q2 present) & (Q1 present) & (^Q0present)) | ((Q2 present) & (Q1 present) & (^Q0present))


**D1** =  $((^{\circ}Q2 \text{ present}) & (Q0 \text{ present})) | ((Q1 \text{ present}) & (^{\circ}Q0 \text{ present})))$ 

#### 3 D2 FLIP FLOP

Q2,Q1 Present Q0 present	00	01	11	10
0	0	1	1	0
1	0	0	1	1

D2 = (\_(~Q2 present) & (Q1 present) & (~Q0present) ) | ( (Q2 present) & (Q1 present) & (~Q0present)) | ((Q2 present) & (~Q1 present) & (Q0present)) | ((Q2 present) & (~Q1 present) & (Q0present))

 $D2 = ((Q1 \text{ present}) & (^Q0 \text{ present})) | ((Q2 \text{ present}) & (Q0 \text{ present}))$ 



```
1 module counter_d(input reset, input clk, input mode, output [2:0] count);
         // Your code goes here. DO NOT change anything that is already given! Otherwise,
         // flip flop inputs
         wire DO,D1,D2;
    // 0- Inputs hex converter
         wire notc0.notc1.notc2.notmode:
11
12
         not gate90(notc0,count[0]);
 13
         not gate91(notc1,count[1]);
not gate92(notc2,count[2]);
not gate93(notmode,mode);
15
 16
    // 1-first flip flop
18
19
         // 1a-mode 0 inputs , binary
21
         and gate1(x,notc0, notmode); // DO = ~QO ,mode O
24
25
         // 1b-mode 1 inputs , gray code
27
        wire y, y1, y2, y3;
28
        and gate2(y,count[2],count[1]);
and gate3(y1,notc2,notc1);
31
32
        or gate4(y2,y,y1);
34
         and gate5(y3,y2,mode); // D0 = (Q2 & Q1) | (~Q2 & ~Q1) , mode 1
35
         // 1c-decide first flip flop , mode 0 or 1
37
         or gate6(D0,x,y3);
40
   // 2-second flip flop
41
42
         // 2a-mode 0 inputs , binary
44
45
         wire z,z1,z2,z3;
        and gate7(z,notc0,count[1]);
and gate8(z1,count[0],notc1);
47
48
        or gate9(z2,z,z1);
51
         and gate10(z3,z2,notmode); // D1 = (Q1 & Q0) | (~Q1 & Q0) , mode 0
        // 2b-mode 1 inputs , gray code
54
        wire v, v1, v2, v3;
57
        and gate11(v,notc2,count[0]);
and gate12(v1,count[1],notc0);
        or gate13(v2,v,v1);
         and gate14(v3,v2,mode); // D1 = (~Q2 & Q0) | (Q1 & ~Q0) , mode 1
63
64
        // 2c-decide second flip flop , mode 0 or 1
65
        or gate15(D1,z3,v3);
67
   // 3-third flip flop
        // 3a-mode 0 inputs , binary
71
72
        wire n,n1,n2,n3,n4;
        and gate16(n,count[2],notc1);
and gate17(n1,count[2],count[1],notc0);
and gate18(n2,notc2,count[1],count[0]);
78
79
80
        or gate19(n3,n,n1,n2);
        and gate20(n4,n3,notmode); // D2 = (Q2 & ~Q1) | (Q2 & Q1 & ~Q0) | (~Q2 & Q1 & Q0)
         // 3b-mode 1 inputs , gray code
        wire m, m1, m2, m3, m4;
        and gate21(m,count[2],count[1]);
and gate22(m1,count[2],notc1,count[0]);
and gate23(m2,notc2,count[1],notc0);
        or gate24(m3,m,m1,m2):
        and gate25(m4,m3,mode); // D2 = (Q2 & Q1) | (Q2 & ~Q1 & Q0) | (~Q2 & Q1 & ~Q0)
        // 3c-decide third flip flop , mode 0 or 1
        or gate26(D2,n4,m4);
   // 4-call or send inputs to flip flops
100
        dff_sync_res flip1 ( .D (D0) , .clk(clk) , .sync_reset(reset) , .Q(count[0]) );
101
102
        dff_sync_res flip2 ( .D (D1) , .clk(clk) , .sync_reset(reset) , .Q(count[1]) );
104
        dff_sync_res flip3 ( .D (D2) , .clk(clk) , .sync_reset(reset) , .Q(count[2]) );
105
108 endmodule
```


```
module dff_sync_res(D, clk, sync_reset, Q);
       input D;
       input clk;
       input sync_reset;
       output reg Q;
       // Your code goes here. DO NOT change anything that is already given! Otherwise
       always @(posedge clk ) // this means positive edge , Rising edge of clock , init
       begin
10
11
            if(sync_reset == 1'b1)
12
                Q \le 1, b0:
13
14
            else
15
                Q \leq D:
16
17
       end
18
19
   endmodule
```

#### Testbench Implementation

endmodule

State for which cases you are testing and their meaning. Example how to add Verilog code:

```
'timescale 1ns/1ps
2
   module counter_tb:
4
       reg reset, clk, mode;
       wire [2:0] count:
       integer i;
           //Comment the next line out when testing your JK flip flop implementation.
       counter_d uut(reset, clk, mode, count);
9
       // Uncomment the next line to test your JK flip flop implementation.
10
       //counter_jk c1(reset, clk, mode, count);
11
12
       initial begin
           // Your code goes here. DO NOT change anything that is already given! Othe
14
           // Make sure to use $finish statement to avoid infinite loops.
15
           $dumpfile("result.vcd");
                    $dumpvars;
17
18
19
           reset=1'b1:
20
           mode=1'b0;
21
           #20 reset =1'b0;
23
24
           #102 mode=1'b1:
26
           #100 reset =1'b1;
28
           #50 $finish;
29
30
       end
31
       initial begin
33
           // Generate clock
35
           // Your code goes here. DO NOT change anything that is already given! Othe
36
           clk=1'b0:
           forever #5 clk = "clk;
20
       end
40
```



#### THE STATE TRANSITION TABLE - JK FLIP FLOP MODE 0

Q2 present	Q1 Present	Q0 Present	Q2 Next	Q1 Next	Q0 Next	J2 Input	K2 Input	J1 input	K1 input	J0 input	K0 input
0	0	0	0	0	1	0	х	0	Х	1	Х
0	0	1	0	1	0	0	Х	1	х	Х	1
0	1	0	0	1	1	0	Х	Х	0	1	х
0	1	1	1	0	0	1	Х	Х	1	х	1
1	0	0	1	0	1	х	0	0	Х	1	Х
1	0	1	1	1	0	х	0	1	х	Х	1
1	1	0	1	1	1	х	0	Х	0	1	Х
1	1	1	0	0	0	х	1	Х	1	Х	1

# 1 J2 FLIP FLOP

Q2,Q1 Present Q0 present	00	01	11	10
0	0	0	Х	х
1	0	1	х	х

#### 2 K2 FLIP FLOP

Q2,Q1 Present Q0 present	00	01	11	10
0	х	Х	0	0
1	х	х	1	0

J2 = ( (~Q2 present) & (Q1 present) & (Q0 present))

#### 3 J1 FLIP FLOP

Q2,Q1 Present Q0 present	00	01	11	10
0	0	Х	Х	0
1	1	Х	Х	1

**K2** = ((Q2 present) & (Q1 present) & (Q0 present))

#### **4 K1 FLIP FLOP**

Q2,Q1 Present Q0 present	00	01	11	10
0	х	0	0	х
1	х	1	1	х

J1 = (\_(~Q1 present) & (Q0 present))

#### **5 JO FLIP FLOP**

Q2,Q1 Present Q0 present	00	01	11	10
0	1	1	1	1
1	х	Х	х	Х

**K1** = ((Q1 present) & (Q0 present))

#### 6 KO FLIP FLOP

Q2,Q1 Present Q0 present	00	01	11	10
0	Х	Х	х	х
1	1	1	1	1

**J0 = (**~Q0 present)

KO = (Q0 present)

#### THE STATE TRANSITION TABLE - JK FLIP FLOP MODE 1

Q2 present	Q1 Present	Q0 Present	Q2 Next	Q1 Next	Q0 Next	J2 Input	K2 Input	J1 input	K1 input	J0 input	K0 input
0	0	0	0	0	1	0	х	0	х	1	х
0	0	1	0	1	1	0	х	1	Х	Х	0
0	1	1	0	1	0	0	Х	Х	0	Х	1
0	1	0	1	1	0	1	Х	Х	0	0	Х
1	1	0	1	1	1	Х	0	Х	0	1	Х
1	1	1	1	0	1	Х	0	Х	1	Х	0
1	0	1	1	0	0	Х	0	0	Х	Х	1
1	0	0	0	0	0	Х	1	0	Х	0	Х

### 1 J2 FLIP FLOP

Q2,Q1 Present Q0 present	00	01	11	10
0	0	1	Х	Х
1	0	0	Х	Х

# 2 K2 FLIP FLOP

Q2,Q1 Present Q0 present	00	01	11	10
o	х	x	0	1
1	Х	х	0	0

J2 = (\_(~Q2 present) & (Q1 present) & (~Q0present))

#### 3 J1 FLIP FLOP

Q2,Q1 Present Q0 present	00	01	11	10
0	0	Х	Х	0
1	1	х	х	0

**K2** = ((Q2 present) & (~Q1 present) & (~Q0present))

#### **4 K1 FLIP FLOP**

Q2,Q1 Present Q0 present	00	01	11	10
0	х	0	0	х
1	х	0	1	х

J1 = ( (~Q2 present) & (~Q1 present) & (Q0present) )

#### **5 JO FLIP FLOP**

Q2,Q1 Present Q0 present	00	01	11	10
0	1	0	1	0
1	Х	Х	Х	Х

**K1** = ((Q2 present) & (Q1 present) & (Q0present))


#### **6 KO FLIP FLOP**

Q2,Q1 Present Q0 present	00	01	11	10
0	Х	Х	Х	х
1	0	1	0	1

J0 = (\_(~Q2 present) & (~Q1 present) & (~Q0present) ) | ( (Q2 present) & (Q1 present) & (Q0present) )

K0 = ((~Q2 present) & (Q1 present) & (Q0present) ) | ( (Q2 present) & (~Q1 present) & (Q0present) )

SYNC RESET	Q Present	Q Next	J	к
0	X	0	X	Х
1	0	0	0	Х
1	0	1	1	Х
1	1	0	X	1
1	1	1	Х	0



```
1 module counter_jk(input reset, input clk, input mode, output [2:0] count);
       // Your code goes here. DO NOT change anything that is already given! Otherwise
       wire J0, K0, J1, K1, J2, K2;
   // 0- Inputs hex converter
        wire notc0, notc1, notc2, notmode;
       not gate90(notc0,count[0]);
       not gate91(notc1, count[1]);
        not gate92(notc2,count[2]);
       not gate93 (notmode, mode);
   // 1-first flip flop
// mode 0
17
       wire f4;
21
        and gate88(f4,notc0,notmode);
       // KO
       wire f5;
       and gate89(f5,count[0],notmode);
   // mode 1
27
       // J0
       wire 11,12,13;
32
       and gate7(11,notc2,notc1,notc0);
33
       and gate8(12,count[2],count[1],notc0);
35
       or gate9(13,11,12);
       wire f2;
37
        and gate78(f2,13,mode):
38
39
        // KO
40
41
       wire 14,15,16;
42
       and gate10(14,notc2,count[1],count[0]);
and gate11(15,count[2],notc1,count[0]);
43
44
       or gate12(16,14,15);
46
47
       wire f1;
49
        and gate77(f1,16, mode);
51
   // decide which mode to choose
       or gate660(J0,f2,f4);
5.3
       or gate679(K0,f1,f5);
54
55
   // 2-second flip flop
57
   // mode 0
59
       // J1
       wire x1,o1;
61
62
       and gate1(x1,notc1,count[0]);
63
       and gate99(o1,x1,notmode); // J1 with mode 0
65
        // K1
66
       wire x2,02;
67
       and gate2(x2,count[1],count[0]);
68
69
       and gate100(o2,x2,notmode); // K1 with mode 0
71
   // mode 1
72
73
74
       wire 17,03;
75
       and gate13(17,notc2,notc1,count[0]);
77
       and gate101(o3,17,mode);
78
79
       // K1
81
       wire 18,04;
82
       and gate14(18,count[2],count[1],count[0]);
83
84
       and gate102(o4,18,mode);
85
   // decide which mode to choose
87
88
       or gate666(J1,03,01);
89
       or gate676(K1,o4,o2);
91
92
   // 3-third flip flop
93
94
   // mode 0
95
97
        // J2
        wire y1,t1;
98
       and gate5(y1,notc2,count[1],count[0]);
100
        and gate71(t1,y1,notmode);
101
102
        // K2
103
        wire y2,t2;
and gate6(y2,count[2],count[1],count[0]);
104
105
106
        and gate23(t2,y2,notmode);
107
108
   // mode 1
109
110
        // J2
111
        wire 19, w1;
112
        and gate15(19, notc2, count[1], notc0);
113
114
        and gate44(w1,19,mode);
115
116
        // K2
117
        wire 110, w2;
118
        and gate16(110, count[2], notc1, notc0);
119
120
        and gate33(w2,110,mode);
121
122
   // decide which mode to choose
123
124
        or gate66(J2,t1,w1);
125
        or gate67(K2,t2,w2);
126
        // CALL FLIP FLOPS
        jk_sync_res flip1 ( .J(J0) , .K(K0) ,
                                                   .clk(clk) ,
                                                                  .sync_reset(reset)
130
       .Q(count[0])
                     );
        jk_sync_res flip2 ( .J(J1) , .K(K1)
                                                    .clk(clk)
                                                                    .sync_reset(reset)
       .Q(count[1])
                     );
        jk\_sync\_res\ flip3\ (\ .J(J2)\ ,\ .K(K2)\ ,\ .clk(clk)\ ,\ .sync\_reset(reset)
134
       .Q(count[2])
   endmodule
136
```

```
module jk_sync_res(J, K, clk, sync_reset, Q);
       input J:
2
       input K;
       input clk:
       input sync_reset;
5
       output reg Q:
6
       // Your code goes here. DO NOT change anything that is already given! Otherwise
       always@ (posedge(clk))
10
       begin
11
            if(svnc_reset == 1'b1)
12
                0 <= 1'b0:
13
            else
14
                if(J == 0 && K == 0)
15
                    Q <= Q:
16
                else if (J == 0 \&\& K == 1)
17
                    Q <= 1, b0:
18
                else if (J == 1 \&\& K == 0)
19
                    Q <= 1'b1;
20
21
                else
                    Q <= ~Q;
22
       end
24
26 endmodule
```

```
'timescale 1ns/1ps
  module counter tb:
3
       reg reset, clk, mode;
4
       wire [2:0] count:
5
       integer i;
7
           //Comment the next line out when testing your JK flip flop implementation.
8
       //counter_d uut(reset, clk, mode, count);
9
       // Uncomment the next line to test your JK flip flop implementation.
10
       counter_jk c1(reset, clk, mode, count);
11
12
       initial begin
13
           // Your code goes here. DO NOT change anything that is already given! Other
14
           // Make sure to use $finish statement to avoid infinite loops.
15
           $dumpfile("result.vcd");
16
                    $dumpvars;
17
18
19
           reset=1'b1:
20
           mode=1'b0:
21
^{22}
23
           #20 reset =1'b0:
^{24}
           #102 mode=1'b1;
^{25}
26
           #100 reset =1'b1:
27
           #50 $finish:
29
30
31
       end
32
       initial begin
33
34
           // Generate clock
35
           // Your code goes here. DO NOT change anything that is already given! Other
36
           clk=1'b0:
37
           forever #5 clk = ~clk;
38
39
       end
40
41
   endmodule
42
```

