


" Von Neumann Architecture (Stored Memory Program)



Microprocessor ? It is a small sized electronic component inside a computer that carries out various tasks involved in data processing as well as arithmetic & logical operations.

It is build over an integrated circuit comprising million of small components like resistors, transistors & diodes.

Microcontroller ? It is a small computing device which has a CPU a fixed amount of RAM, ROM & other peripherals all embedded on a single chip. Keyboard, Mouse, Washing Machine, Digital Camera, Pen drive, remote controller, Microwave are few examples of microcontrollers.

8085 Microprocessor

DOMS Date No.

Date / / 0

- Intel 8085 is an 8-bit microprocessor produced by Intel in 1976.
- It is modified version of 8080 with two extra instructions (RIM & SIM).
- It is 40 pin integrated circuit.
- Its operating frequencies are 3.586 MHz.
- 8085 uses a single 5 volt (V) power supply.
- It has 16-bit address bus.
- Data bus width 8-bit.

$$2^{16} \rightarrow 2^6 \times 2^{10}$$


$$64 \times 1 \text{ KB} = 64 \text{ KB}$$

* Pin Diagram of 8085

| | | | | |
|-------------------------------|----|--------------------|----|----------|
| X ₁ | 1 | | 40 | VCC |
| X ₂ | 2 | | 39 | HOLD |
| RES OUT | 3 | | 38 | HLDA |
| Serial ZIF, OIF signals | 4 | SOD | 37 | CLK OUT |
| | 5 | SID | 36 | RESET IN |
| Trap | 6 | | 35 | Ready |
| RST 7.5 | 7 | | 34 | IO/M |
| RST 6.5 | 8 | | 33 | S1 |
| RST 5.5 | 9 | | 32 | RD |
| INTR | 10 | | 31 | WR |
| INTA | 11 | Interrupt control | 30 | ALE |
| AD ₀ | 12 | | 29 | SO |
| AD ₁ | 13 | | 28 | A15 |
| AD ₂ | 14 | | 27 | A14 |
| AD ₃ | 15 | | 26 | A13 |
| AD ₄ | 16 | | 25 | A12 |
| AD ₅ | 17 | | 24 | A11 |
| AD ₆ | 18 | | 23 | A10 |
| AD ₇ | 19 | | 22 | A9 |
| V _{SS} | 20 | → ground reference | 21 | A8 |

Program Counter : It holds the address.
 In this the address get incremented after fetching data.
Operating system upload the address in program counter.

eg
 $\text{int } a, b, c$
 $a = 10;$
 $b = 20;$
 $c = a + b$




1. Instruction Fetch

- Value of a ie 10 load in Accumulator(AC)
- Value of b ie 20 load in Register B.
 This value get stored in temporary register.
- $10 + 20 \neq 30$ → result

Sequence of steps get performed.

Stack?

Push → Enter / give / Store data.



Pop → Retrive

Memory

(W & Z) are personal Registers of microprocessor.
users can't use it.

Types of Registers In 8085

General Purpose

| | |
|------|------|
| B(8) | C(8) |
| D(8) | E(8) |
| H(8) | L(8) |

Special Registers

- Accumulator (8)
- Flag Register (8)
- Instruction Register (8)
- Program Counter (16)
- Stack Pointer (16)
- Temporary Register

Registers: Storing Unit, Fastest Storing Unit, embed on mother board. Only 8 bit or 16 bit data get stored.

- * One Operand get stored in Accumulator (A) and other operands get stored in general purpose registers.
- * Flag Register tells the status or the sign of the result
- * Instruction Register: When we call the inst from memory then this inst get rest in Inst register after that inst get decoded.
- * Program Counter has the address of inst.

- * Stack Pointer : Used to Push & Pop the data.
- * Temporary Register : Used to store the temporary data.

Flag Register : 8 bit, 5 flags

| S | Z | - | AC | - | P | - | cy |
|------|------|---|--------------|---|--------|---|-------|
| Sign | Zero | X | Aux carry | X | Parity | X | Carry |

eg

$$A = 10H$$

$$B = 20H$$

$$\text{ADD } B \quad AC \leftarrow AC + B$$

Carry bit:

*

$$\begin{array}{r}
 000010000 \\
 + 00100000 \\
 \hline
 \text{no carry} \quad 00110000
 \end{array}$$

even

If Carry is 1 then
 $CY = 1$

If Carry is 0 then
 CY gets to 0

*

Parity Bit :

If the total no. of 1's in result is 'even' then

P is 1

If the total no. of 1's in result is 'odd' then
P is 0

- * Auxiliary Carry? If D_3 produce carry then AC get set to 1. If not then AC set to 0.
- * Zero? If the result is full zero then Z set to 1. If not then it set to 0.
- * Sign? MSB bit tells the sign.
 When D_7 :
 $D_7 = 0 = +ve$
 $D_7 = 1 = -ve$

Instructions in 8085

An inst is a command to the micro-processor to perform a given task on a particular data at a particular time.

- One Word or 1 byte inst (8-bit)
- Two " " 2 " " (16-bit)
- Three " " 3 " " (24-bit)

Branch Inst in 8085 :

Unconditional Branching

- JMP (Jump)
- CALL (Call Subroutine)
- RET (Return)

Conditional Branching

- JC (Jump if Carry)
- JNC (Jump if no carry)
- JZ (Jump if Zero)
- JNZ (Jump if not zero)
- JPE (Jump if Parity even)
- JPO (Jump if Parity odd)
- JM (Jump if Minus)
- JP (Jump if Plus)

- * Unconditional Branching] In this no condition get checked.

[Immediate addressing mode]


- $\text{JMP} = 3 \text{ Byte}$ Opcode $\rightarrow C3$ [JMP 2021]
- $\text{CALL} = 3 \text{ Byte}$
- $\text{RET} = 1 \text{ Byte}$ Opcode $\rightarrow C9$

- * Conditional If the condition is true then we jump to the particular address otherwise we will continue our execution.

→ Types of Buses :

1. Address Bus : 16 bits , Unidirectional , Carries address .
2. Data bus : Bidirectional , Carry data , It is also used between registers to travel data , Length depend on word size , 16 bits .
3. Control Bus : Use to send control signals or timing signals

Common Bus System (Using Multiplexers)



- No. of MUX = No. of bits in Registers
- No. of Input = No. of Registers (4)

Various types of Registers :


- * **(CAR)**
Address Register : To fetch the data from the particular address (12)
- * **(DR)**
Data Register : Where we store data (16)
- * **Accumulator** : Store intermediate result (16)

(PG)

- * **Program Counter:** It stores the address of the next instruction.

(IR)

- * **Instruction Register:** Stores the instruction (16 bits)



0, 1

0 → direct address

1 → Indirect address

(16) (TR)

- * **Temporary Register:** Stores the temporary data.

(INPR)

- * **Input Register:** Take data from input devices such as from keyboard. Then from INPR the data goes to ALU or Accumulator (8 bit).

(OUTR)

- * **Output Register:** 8 bit, It takes data that the ALU produce to give data to output devices.

Common Bus System

- W → Write • R → Read • LD → Load
- INR → Increment • CLR → Clear

eg:

One address Inst: $X = (A+B)*(C+D)$ Load A $AC \leftarrow M(A)$ Add B $AC \leftarrow AC + M(B)$ Store T $TR \leftarrow AC$ Load C $AC \leftarrow M(C)$



Common Bus System

DOMS

Page No.

Date

/ /



$$\text{ADD D} \quad AC \leftarrow AC + M(D)$$

$$\text{MULT} \quad AC \leftarrow AC * TR$$

Store X

Inst Set! Set of Commands


DOMS

Page No.

Date

/

/



- Data Transfer Inst : X → Indirect
- MOV (Move) → move data from source to destination. Copy data
 - LD (Load) → Load data from memory for accumulator
 - STore (STA) → Store data from register to memory
 - Exchange (XCHG) → generally used for swapping
 - Input (IN) → Take data from peripheral devices to memory.
 - Output (OUT) → To give output or give data to peripheral devices.

→ Push \rightarrow enter word in Memory, used memory as stack (LIFO)

→ Pop \rightarrow Retrive data

→ Arithmetic Inst :

→ Add \rightarrow Sub \rightarrow MUL \rightarrow DIV

→ INC (Increment) \rightarrow DEC (Decrement)

→ Add with Carry (ADC)

→ Sub with borrow

→ Negate [-Ve show karna]

→ Logical Inst

→ Complement (COM or NOT)

→ Clear (CLR) \rightarrow Logical AND (AND)

→ Logical OR (OR) \rightarrow XOR (EX-OR)

→ Clear Carry (CLRC)

→ Set Carry (STC)

→ Complement Carry (CMC)

→ Enabled Interrupt (EI)


→ Disabled Interrupt (DI)

→ Shift Inst : $\times 2$

→ Logical Shift \downarrow left $\begin{array}{r} 10000 \\ \backslash \quad \backslash \\ 00010100 \end{array}$ $\rightarrow 20$

→ Logical Shift \uparrow Right $\begin{array}{r} 00001010 \\ \backslash \quad \backslash \\ 00001010 \end{array}$ $\rightarrow 5$

→ Arithmetic Shift Right:



COMS

Page No.

Date / /

→ Arithmetic Shift Left : {Same as Logical Left}

→ Rotate Right :
A diagram showing a binary number 00001010 being rotated right by one bit. The original number is enclosed in a green box. An arrow points from the fourth bit (0) to the first bit (0). The result of the rotation, 00010100, is shown below the original number.

→ Rotate Left :
A diagram showing a binary number 10100101 being rotated left by one bit. The original number is enclosed in a green box. An arrow points from the first bit (1) to the fourth bit (0). The result of the rotation, 01001011, is shown below the original number.

→ Rotate Right through Carry :

A diagram showing a binary number 11001011 being rotated right through carry. The original number is enclosed in a green box. An arrow points from the first bit (1) to the fourth bit (0). The result of the rotation, 01001011, is shown below the original number. A small 'carry' box is shown above the first bit.

→ Rotate Left through Carry :

A diagram showing a binary number 11001011 being rotated left through carry. The original number is enclosed in a green box. An arrow points from the fourth bit (0) to the first bit (1). The result of the rotation, 10010110, is shown below the original number. A small 'carry' box is shown above the fourth bit.


Concept of Asynchronous data transfer

DOMS


Page No.

Date / /

Synchronous



Asynchronous



- Two units share a common clock.
- Two units are independent & each unit has its own private clock.
- Both devices have to coordinate for data transfer.

• Asynchronous data transfer?

- It is used when speed of I/O devices do not match with processor & timing characteristics of I/O devices is not predictable.

define

Asynchronous data transfer between two independent units requires control signals to be transmitted between communicating units to indicate the time at which data is being transmitted.

In asynchronous data transfer 2 methods are used?

1. Strobe Control:

- A strobe pulse is supplied by one of the unit to indicate the other unit when the transfer has to occur.



Handshaking Method:

- A control signal is accompanied with each data item being transmitted to indicate the presence of data.
- The receive unit responds with another control signal to acknowledge the receipt of data.

Strobe Control :


- It employs a single control line to time each transfer.
- The strobe may be activated by either source or destination unit.


Source initiated ^{strobe} for data transfer.



Timing diagram


Destination initiated strobe for data transfer






Source initiated e.g.

memory write control signal from CPU
to memory unit.




Destination initiated e.g.

Memory read control signal from CPU
to memory unit.



disadvantage:

- In this there is no way of knowing whether the destination unit has actually received the data item that was placed in the bus



Handshaking Method :



- Solves the problem of Strobe method by introducing a second control signal that provides a reply to unit that initiates the transfer.

Strobe Control + Acknowledgement Signal

DOMS Date Page No.


[Two wire control]

Source - Initiated handshaking





Source

Destination



Destination Initiated handshaking



Source unit

destination
2012 Page No.

Ready to accept data
enable read for data

Place data on bus
enable data valid


Accept data from bus
disable ready for data

disable data valid
Invalidate data on bus
(Initial State)

Advantage:

- It provides a high degree of flexibility & reliability.
- If one unit is faulty, the data transfer will not be completed such an error can be detected by time out mechanism which produces an alarm if the data transfer is not completed within a predetermined time.

Modes Of Transfer



Data transfer between the central computer & I/O devices may be handled in variety of modes.


1. Programmed I/O [CPU as an intermediate]
2. Interrupt Initiated I/O]
3. Direct Memory Access (DMA)]

Programmed I/O

Page No.

- Programmed I/O operations are result of I/O instructions written in computer program.
- Each data transfer is initiated by an I/O instruction in the program (to access registers or memory on a device).
- Transferring data under program control requires constant monitoring of the I/O devices by the CPU.

Continuous wait → Poling



- In program I/O, CPU ~~serves~~
request & then CPU stays in
program loop (Polling) until
the I/O device indicates that it
is ready for data transfer.
[The I/O device takes no further
action to alert the CPU (i.e. it does
not interrupt the CPU)]


Disadvantage

- Time consuming process since it
keeps CPU busy necessarily.

To avoid this problem interrupt facility
can be used by the CPU.

- * Interrupt - Initiated I/O
- In interrupt initiated I/O, instead of
continuous monitoring of CPU, interface
will be informed to issue an interrupt
request signal, when data are available
from the device.
- Meanwhile, CPU proceeds to execute
another programs & interface keeps monitoring
the device.
- When device is ready for data-
transfer it generates interrupt request.

→ Upon detecting the external interrupt signal, the CPU stops the task it is performing, process I/O data transfer & then resumes the original task it was performing.



Advantages

→ during interrupt, the wait period of CPU is ideally eliminated.

* Direct Memory Access (DMA)

→ To transfer large blocks of data at high speed between external device & main memory. DMA approach is used oftenly.

- DMA allows data transfer I/O device & main memory with minimum intervention of CPU.
- DMA means CPU grants I/O interface authority to read from or write to memory without its involvement.
- DMA itself controls data transfer between main memory & I/O device.
- CPU is only involved in beginning & end of the transfer & interrupted only after entire block has been transferred.

CPU sends read request to DMA unit

↓

CPU does other stuff

CPU receives DMA interrupt
(from I/O device)

↓

Next instruction

- * CPU asks the DMA controller to transfer data between a device & main memory & then CPU proceeds to execute other task.
- * The DMA Controller issues a request to the right I/O device, waits for data transfer between the device & main memory. When data transfer is finished, the DMA controller interrupt the CPU.