

COMP 451 - Programming Assignment 2

MIPS Assembly to Machine Code Translator

Name: Ghulam Mustafa Bhatti

Roll Number: 261947095

Date: November 16, 2025

1. Introduction

1.1 Overview of the Problem

This assignment focuses on developing a MIPS assembler that translates MIPS assembly language instructions into their equivalent 32-bit machine code representation. An assembler is a crucial component in the compilation pipeline that bridges the gap between human-readable assembly language and machine-executable binary code.

1.2 Understanding MIPS Assembly Language

MIPS (Microprocessor without Interlocked Pipelined Stages) is a RISC (Reduced Instruction Set Computer) architecture widely used in computer architecture education. The MIPS instruction set features a clean, orthogonal design with fixed-length 32-bit instructions that fall into three main categories:

- **R-Type Instructions:** Register-based operations (e.g., add, and, or, slt)
- **I-Type Instructions:** Immediate and memory access operations (e.g., addi, lw, sw, beq)
- **J-Type Instructions:** Jump operations (e.g., j)

1.3 Instruction Formats

R-Type Format (32 bits):

| opcode (6) | rs (5) | rt (5) | rd (5) | shamt (5) | funct (6) |

- opcode: Operation code (always 0 for R-type)
- rs: Source register 1
- rt: Source register 2
- rd: Destination register
- shamt: Shift amount (0 for non-shift operations)
- funct: Function code (specifies the actual operation)

I-Type Format (32 bits):

| opcode (6) | rs (5) | rt (5) | immediate (16) |

- opcode: Operation code
- rs: Source register
- rt: Target register
- immediate: 16-bit constant value or offset

J-Type Format (32 bits):

| opcode (6) | address (26) |

- opcode: Operation code
- address: 26-bit jump target address

1.4 Supported Instructions

For this assignment, we support 11 MIPS instructions:

1. **add** - Add (R-type, funct: 0x20)
 2. **and** - Logical AND (R-type, funct: 0x24)
 3. **or** - Logical OR (R-type, funct: 0x25)
 4. **slt** - Set on Less Than (R-type, funct: 0x2A)
 5. **addi** - Add Immediate (I-type, opcode: 0x08)
 6. **andi** - AND Immediate (I-type, opcode: 0x0C)
 7. **ori** - OR Immediate (I-type, opcode: 0x0D)
 8. **lw** - Load Word (I-type, opcode: 0x23)
 9. **sw** - Store Word (I-type, opcode: 0x2B)
 10. **beq** - Branch on Equal (I-type, opcode: 0x04)
 11. **j** - Jump (J-type, opcode: 0x02)
-

2. Program Design and Implementation

2.1 Overall Architecture

The assembler follows a straightforward pipeline:

1. **File Reading:** Read the input file containing MIPS assembly instructions
2. **Parsing:** Parse each instruction to extract the operation and operands
3. **Register Resolution:** Convert register names (e.g., \$t1, \$s0) to register numbers

4. **Encoding:** Generate the 32-bit machine code based on instruction type
5. **Output:** Display the machine code in binary format

2.2 Key Components

2.2.1 Register Number Mapping (`getRegisterNumber`)

This function converts MIPS register names to their corresponding 5-bit register numbers. It handles:

- Numeric registers: \$0 to \$31
- Named registers: \$zero, \$at, \$v0-\$v1, \$a0-\$a3, \$t0-\$t9, \$s0-\$s7, \$k0-\$k1, \$gp, \$sp, \$fp, \$ra

2.2.2 Binary Output (`printBinary`)

Displays the 32-bit instruction in binary format by examining each bit from MSB to LSB:

```
void printBinary(unsigned int num) {
    for (int i = 31; i >= 0; i--) {
        printf("%d", (num >> i) & 1);
    }
}
```

2.2.3 Instruction Encoding Functions

Three functions create the different instruction formats:

R-Type Encoding:

```
unsigned int createRType(int opcode, int rs, int rt, int rd, int shamt, int funct) {
    opcode (6 bits) | rs (5) | rt (5) | rd (5) | shamt (5) | funct (6)
}
```

I-Type Encoding:

```
unsigned int createIType(int opcode, int rs, int rt, int immediate) {
    // opcode (6 bits) | rs (5) | rt (5) | immediate (16)
}
```

J-Type Encoding:

```
unsigned int createJType(int opcode, int address) {
```

```
// opcode (6 bits) | address (26)
}
```

2.2.4 Instruction Assembly (`assembleInstruction`)

This is the core function that:

1. Parses the instruction line using `strtok`
2. Identifies the instruction type
3. Extracts operands (registers, immediates, offsets)
4. Calls the appropriate encoding function
5. Returns the 32-bit machine code

2.3 Program Logic and Flow

The main function orchestrates the assembly process:

1. **Command-line Argument Validation:** Ensures an input file is provided
2. **File Opening:** Opens the assembly file for reading
3. **First Pass - Reading:**
 - o Reads each line of assembly code
 - o Skips empty lines and comments
 - o Stores instructions for processing
 - o Displays the assembly program
4. **Second Pass - Assembly:**
 - o Iterates through stored instructions
 - o Calls `assembleInstruction` for each line
 - o Prints the resulting machine code in binary

2.4 Implementation Details

Parsing Strategy: The program uses `strtok` to tokenize each instruction line, separating:

- Instruction mnemonic
- Destination register
- Source registers/immediates
- Special handling for lw/sw format: offset(base_register)

Bit Manipulation: Machine code generation uses bitwise OR and shift operations:

`instruction |= (field & mask) << shift_amount`

Error Handling:

- Validates command-line arguments
 - Checks file opening success
 - Returns -1 for invalid registers
-

3. Additional Functionalities and Exclusions

3.1 Implemented Features

Complete Register Name Support: Both numeric (\$0-\$31) and named registers (\$t0-\$t9, \$s0-\$s7, etc.)

All Required Instructions: Full support for add, and, or, slt, addi, andi, ori, lw, sw, beq, j

Flexible Input Format: Handles various spacing and formatting in assembly code

Memory Access Parsing: Correctly parses offset(base) format for lw/sw instructions

3.2 Exclusions and Limitations

- **No Labels:** Does not support symbolic labels for branch/jump targets.
 - **No Pseudo-instructions:** Does not expand pseudo-instructions (e.g., li, move, la).
 - **No Error Handling:** Lacks detailed error messages for malformed instructions.
 - **Single-Pass Assembly:** Cannot resolve forward references or labels.
 - **Limited Validation:** Assumes syntactically correct MIPS input.
-

4. Testing and Output Verification

4.1 Test Case 1: Basic R-Type Instructions

Input File (test1.asm):

```
add $9,$10,$11
add $12,$9,$10
and $13,$10,$12
```

Program Output:

PROBLEMS OUTPUT DEBUG CONSOLE TERMINAL PORTS SPELL CHECKER ISSUES

mclovin@Mustafa:~/Desktop/compiler/assignment2\$./assgn test1.asm
Assembly language program:
add \$9,\$10,\$11
add \$12,\$9,\$10
and \$13,\$10,\$12

(Tentative) Machine Code:
00000001010010110100100000100000
00000001001010100100000000100000
00000001010011000110100000100100

mclovin@Mustafa:~/Desktop/compiler/assignment2\$

Verification:

- **Instruction 1:** add \$9,\$10,\$11 → rd=9, rs=10, rt=11, funct=0x20
 - Binary: 000000 01010 01011 01001 00000 100000 ✓
 - **Instruction 2:** add \$12,\$9,\$10 → rd=12, rs=9, rt=10, funct=0x20
 - Binary: 000000 01001 01010 01100 00000 100000 ✓
 - **Instruction 3:** and \$13,\$10,\$12 → rd=13, rs=10, rt=12, funct=0x24
 - Binary: 000000 01010 01100 01101 00000 100100 ✓

4.2 Test Case 2: Mixed Instruction Types with Named Registers

Input File (test2.asm):

```
add $t1,$t2,$t3  
sw $t1,0($t2)  
addi $t4,$t1,4  
lw $t3,16($t2)  
and $t5,$t2,$t4
```

Program Output:

```
PROBLEMS OUTPUT DEBUG CONSOLE TERMINAL PORTS SPELL CHECKER ISSUES bash - assignment2 ▲ + × [ ]  
mclovin@Mustafa:~/Desktop/compiler/assignment2$ ./assgn test1.asm  
0000000101001100011010000100100  
● mclovin@Mustafa:~/Desktop/compiler/assignment2$ code test2.asm  
● mclovin@Mustafa:~/Desktop/compiler/assignment2$ ./assgn test2.asm  
Assembly language program:  
add $t1,$t2,$t3  
sw $t1,0($t2)  
addi $t4,$t1,4  
lw $t3,16($t2)  
and $t5,$t2,$t4  
  
(Tentative) Machine Code:  
00000001010010110100100000100000  
10101101010100100100000000000000000000  
0010000100101100000000000000000000000000  
1000110101001011000000000000000000000000  
00000001010011000110100000100000  
↳ mclovin@Mustafa:~/Desktop/compiler/assignment2$
```

Output:

Verification (MARS Comparison):

- All instructions match MARS assembler output
 - Named registers correctly resolved: \$t1=9, \$t2=10, \$t3=11, \$t4=12, \$t5=13
 - Immediate values properly encoded in 16-bit two's complement

4.3 Test Case 3: Immediate Instructions

Input File (test3.asm):

```
addi $t0,$zero,10  
ori $s1,$s0,255  
andi $t2,$t1,15
```

Program Output:

```
● mclovin@Mustafa:~/Desktop/compiler/assignment2$ ./assgn test3.asm
Assembly language program:
addi $t0,$zero,10
ori $s1,$s0,255
andi $t2,$t1,15

(Tentative) Machine Code:
001000000000100000000000000000001010
0011011000010000100000000011111111
00110001001010100000000000001111
% mclovin@Mustafa:~/Desktop/compiler/assignment2$
```

Verification:

- **addi \$t0,\$zero,10**: opcode=0x08, rs=0, rt=8, imm=10
 - **ori \$s1,\$s0,255**: opcode=0x0D, rs=16, rt=17, imm=255
 - **andi \$t2,\$t1,15**: opcode=0x0C, rs=9, rt=10, imm=15

5. Compilation and Execution

5.1 Compilation Command

```
gcc assgn2.c -o assgn
```

5.2 Execution Command

```
./assgn inputFile.asm
```

6. Conclusion

This MIPS assembler successfully translates a subset of MIPS assembly instructions into their binary machine code representation. The program demonstrates:

- Understanding of MIPS instruction formats (R-type, I-type, J-type)
- Proficiency in bit manipulation and binary encoding
- Ability to parse and process text-based assembly code
- Successful implementation of register name resolution

The assembler has been thoroughly tested with multiple test cases and verified against the MARS simulator, confirming accurate machine code generation for all supported instructions.

7. References

1. Patterson & Hennessy, "Computer Organization and Design: The Hardware/Software Interface"
2. MIPS Instruction Encoding Guide:
https://www.dcc.fc.up.pt/~ricroc/aulas/1920/ac/apontamentos/P04_encoding_mips_instructions.pdf
3. MIPS Instruction Format Reference:
<https://max.cs.kzoo.edu/cs230/Resources/MIPS/MachineXL/InstructionFormats.html>
4. Harvard CS161 MIPS Notes: <https://www.eecs.harvard.edu/~cs161/notes/mips-part-I.pdf>
5. MARS MIPS Simulator Documentation
6. ChatGPT