

# Design of a Simple CPU

Author: Mustafa Al-Shebeeb

Co-Author: Jeffrey Thompson

Instructor: Michael Barchett

Introduction to Digital Logic and Design Laboratory

CPE 271L, Section 6

Date Performed:

11/30/2023

Institution: West Virginia University - Statler College of Engineering and Mineral Resources

Lane Department of Computer Science and Electrical Engineering

## **Table of Contents**

<b>Table of Contents</b>	<b>1</b>
<b>Introduction:</b>	<b>2</b>
<b>Hardware Description:</b>	<b>3</b>
<b>Software Description:</b>	<b>4</b>
<b>Description of Each VHDL File:</b>	<b>5</b>
<b>Problems Occurred and Solutions:</b>	<b>6</b>
<b>Completed Code:</b>	<b>7</b>
<b>Finite State Machine Diagram:</b>	<b>16</b>
<b>Block Diagram with Components and Connections:</b>	<b>17</b>
<b>Results:</b>	<b>18</b>
<b>Conclusion:</b>	<b>19</b>
<b>Appendix:</b>	<b>20</b>

## **Introduction:**

In this culminating project, students are tasked with applying their acquired knowledge in digital logic and design by constructing a simple Central Processing Unit (CPU). This project comprises nine essential components: Accumulator (A), Instruction Register (IR), Control Unit (CU), Program Counter (PC), Arithmetic Logic Unit (ALU), Memory Address Register (MAR), Memory Data Register Input (MDRI), Memory Data Register Output (MDRO), and Random Access Memory (RAM).

The functionality of the CPU is synchronized with a clock, which drives its operations. The CPU begins its execution by reading an 8-bit instruction from the first memory address. The first three bits of the instruction dictate the operation to be performed, while the subsequent five bits represent a memory location. The three designated operations are LOADA (000), ADDA (001), and STOREA (010).

The LOADA operation involves loading the value at the specified memory address into the accumulator. Similarly, the ADDA operation entails adding the memory value to the accumulator. Lastly, the STOREA operation involves storing the current value of the accumulator into the specified memory location. The RAM is preprogrammed with specific addresses intended to execute these three fundamental commands. Consequently, the CPU autonomously progresses through each memory address, interpreting and executing the corresponding instructions.

This project serves as a practical application of the principles learned throughout the semester, challenging students to synthesize their knowledge and implement a functional CPU. The subsequent sections of this report will delve into the design, implementation, and evaluation of the CPU, providing a comprehensive overview of the undertaken project.

## **Hardware Description:**

The DE10-Lite Field Programmable Gate Array board, or FPGA board, was the main hardware used throughout the CPE 271 lab course. The boards are circuits that can be programmed to perform many simple tasks using input switches/buttons and output LED lights and a 7-segment display that can also be used to display the output.

The board has an internal clock that can be used when performing many tasks to slow the passing of an input to the circuit until a clock edge. They have been utilized in many of the labs to create adders, subtractors, and memory. They are very versatile, able to be programmed to do a wide array of tasks that are of lower complexity and then reprogrammed with another code just as easily.

The main cons of FPGA boards are their cost and they use a lot of power so they can be very costly in price and power, especially in high quantities. It is very interesting how huge the potential is in such a small board able to be reprogrammed infinitely to perform a seemingly infinite amount of tasks. A whole extra semester of working with the board would still not be enough time to explore all the possibilities there are when programming an FPGA board.

## **Software Description:**

Quartus Prime was the main software used all semester, and where most of the final project was performed. Quartus Prime is a platform that is capable of designing, analyzing, and programming FPGA boards and other programmable devices. The software can be used to create logic circuits or create a VHDL file to write a code, both can then be programmed into the FPGA board.

Another feature of Quartus is that the FPGA board is not necessary because it has waveform simulations that can be used to test the circuit/code inside of Quartus itself. Behavioral modeling and port mapping are useful tools while coding in Quartus that help save time and make a more efficient code for a circuit. It has very few downfalls in the scope of this course except when working on a personal laptop the simulation could not be performed because of needed license purchases.

Quartus has been used in almost every lab for multiple tasks such as creating encoders, decoders, adders, and subtractors. The final lab was almost completely performed inside of Quartus besides the diagrams. It was used to add the needed code to the given VHDL files such as the counter variable to the program counter code and port mapping variables from the other component files to the highest order file, the CPU.

The code was compiled and tested inside of Quartus Prime as well using no FPGA to test it. Instead, the waveform simulation inside Quartus was used to view the outputs of all the variables along the clock cycle. This is why Quartus is such a valuable and versatile program as it can ask the programmer and the programmed device with no need of an actual physical device.

## **Description of Each VHDL File:**

The project is essentially divided into various VHDL files, each containing the code for a distinct component of the Central Processing Unit(CPU). These components include the Control Unit, Program Counter, and the crucial Arithmetic Logic Unit (ALU), along with Memory files responsible for addressing and registering input and output. Port-mapping statements, specifically port-map statements, are incorporated into each component file, playing a pivotal role in generating overall results.

Starting with the Program Counter code, it manages an 8-bit memory address to execute instructions. Notably, the Memory component accommodates only a 5-bit address, restricting the instructions it can process. The code outputs when there's a positive edge and a clock event equals 1, causing the counter to increase by 1.

In the ALU code, the component operates on 8 inputs, producing a 9-bit output. Operations encompass addition, subtraction, bitwise AND, bitwise OR, Output A, and Output B. Input B is derived from the Accumulator, while input A is sourced from the MDRI. Sequential statements, particularly if statements, dominate the ALU code.

The Accumulator acts as a crucial element providing an 8-bit output from the ALU. It functions in a loop-like manner, with the ALU and accumulator alternating as input and output when clk and load equal 1, facilitating the transfer of provided input to its output.

MDRI, an 8-bit register, retains a value read from memory and forwards it to the components for execution when needed.

The Control Unit, akin to the Program Counter, is a pivotal aspect of the project. It serves as a leader, orchestrating CPU component operations such as PC incrementation, memory/register access, and ALU operations. The Control Unit is modeled as a state machine with instructions representing different states, determining the active register and the subsequent state. Signals in the code ensure that all instructions are executed in the correct sequence.

The register file encompasses the code for various register components, including the accumulator, IR, MAR, MDRI, and MDRO. These components rely on the Register code for their port maps. The TwoToOneMux file precedes the MAR, selecting one out of two inputs based on Control Unit directives.

## **Problems Occurred and Solutions:**

Most of the issues we faced while working on this project were in the Quartus Prime software. One issue was the 8-bit vectors (7 down to 0) would be initiated to a 5-bit(4 down to 0), We thought that we would need to individually connect each vector using 5 lines of code like this:

```
Marout(4)<=marToRamReadAddr(4);  
Marout(3)<=marToRamReadAddr(3);  
Marout(2)<=marToRamReadAddr(2);  
Marout(1)<=marToRamReadAddr(1);  
Marout(0)<=marToRamReadAddr(0);
```

After some troubleshooting it was found all that we had to do was to only use the first or last 5 bits of an 8 bit vector like this:

```
Marout (4 downto 0) <= marToRamReadAddr;
```

This cleared up our first issue for us but there was another main issue that we hit. As most of this project was performed in Quartus we met outside of lab times to do most of the work and it went smoothly up until the end. The waveform simulation would not run on our personal laptop without the proper licenses purchased. This was a major wall at the time as it stopped our progress in its tracks until the next time we could meet at lab time. We just had to look over and hope that we completed the code properly so it was able to be tested when we met in person. Luckily it was and the issue was resolved by simply logging onto Quartus on the lab computers to perform the waveform simulation. With the code working successfully the project was completed with only two major hiccups that were fixed through troubleshooting and patience.

## Completed Code:

Added code is labeled with a Purple Square.

### Program Counter:

```
1  --Program Counter Code
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.std_logic_arith.all;
5  use ieee.std_logic_unsigned.all;
6  --Increments the program counter by 1 if there is a positive edge clock and increment =1
7  entity ProgramCounter is
8  port (
9      output : out std_logic_vector(7 downto 0);
10     clk : in std_logic;
11     increment : in std_logic
12 );
13 end;
14
15 architecture behavior of ProgramCounter is
16 begin
17 |
18 |process(clk,increment)
19 |--Define a counter variable as an integer and initialize it to 0 (use variable counter: i
20 |--INSERT CODE HERE
21 |variable counter : integer := 0;
22 |
23 |begin
24 |
25 |--Create an if statement to check for the condition of a positive edge clock and incre
26 |if (clk'event and clk = '1' and increment = '1') then
27 |    --Increment counter variable by 1
28 |    --INSERT CODE HERE
29 |    counter := counter + 1;
30 |
31 |    --Output the counter variable as a std logic vector of 8 bits
32 |    --Use function conv_std_logic_vector(counter,8)
33 |    --INSERT CODE HERE
34 |    output <= conv_std_logic_vector(counter,8);
35 |
36 |end if;
37 |end process;
38 |end behavior;
```

### Control Unit:

```
1  -- Control Unit Code
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.std_logic_unsigned.all;
5  use ieee.std_logic_arith.all;
6
7  entity ControlUnit is
8  port (
9      --Op code used for instructions (NOT the ALU Op)
10     OpCode : in std_logic_vector(2 downto 0);
11     --Clock signal
12     clk : in std_logic;
13     --Load bits to basically turn components on and off at a given state
14     ToALoad : out std_logic;
15     ToMarLoad : out std_logic;
16     ToIrLoad : out std_logic;
17     ToMdriLoad : out std_logic;
18     ToMdriLoad : out std_logic;
19     ToMdriLoad : out std_logic;
20     ToPcIncrement : out std_logic := '0';
21     ToMarMux : out std_logic;
22     ToRamWriteEnable : out std_logic;
23     --This is the ALU op code, look inside the ALU code to set this
24     ToAluOp : out std_logic_vector(2 downto 0)
25 );
26
27 end;
28
29 architecture behavior of ControlUnit is
30 |--Custom Data Type to Define Each State
31 |type cu_state_type is (load_mar, read_mem, load_mdri, load_ir, decode,
32 |    ldaa_load_mar, ldaa_read_mem, ldaa_load_mdri, ldaa_load_a,
33 |    adaa_load_mar, adaa_read_mem, adaa_load_mdri, adaa_store_load_a,
34 |    staa_load_mdri, staa_write_mem,
35 |    increment_pc);
36 |
37 |--Signal to hold current state
38 |signal current_state : cu_state_type;
39 |
40 |begin
41 |--Defines the transitions in our state machine
42 |process(clk)
43 |begin
44 |
```





```

136 end case;
137 end if;
138 end process;
139
140 -- Defines what happens at each state, set to '1' if
141 -- Set Op Code accordingly based on ALU, different fr
142 -- Keep in mind when ToMarMux = 0 , MAR is loaded fro
143
144 process(current_state)
145 begin
146
147     ToALoad <= '0';
148     ToMdroLoad <= '0';
149     ToAluOp <= "000";
150
151     case current_state is
152         --Turns on the increment pc bit
153         when increment_pc =>
154             ToALoad <= '0';
155             ToPcIncrement <= '1';
156             ToMarMux <= '0';
157             ToMarLoad <= '0';
158             ToRamWriteEnable <= '0';
159             ToMdriLoad <= '0';
160             ToIrLoad <= '0';
161             ToMdroLoad <= '0';
162             ToAluOp <= "000";
163             --Loads MAR with address from program counter
164
165         when load_mar =>
166             --INSERT CODE HERE
167
168             ToALoad <= '0';
169             ToPcIncrement <= '0';
170             ToMarMux <= '0';
171             ToMarLoad <= '1';
172             ToRamWriteEnable <= '0';
173             ToMdriLoad <= '0';
174             ToIrLoad <= '0';
175             ToMdroLoad <= '0';
176             ToAluOp <= "000";
177
178             --Reads Address located in MAR
179             when read_mem =>
180                 --INSERT CODE HERE
181
182                 ToALoad <= '0';
183                 ToPcIncrement <= '0';
184                 ToMarMux <= '0';
185                 ToMarLoad <= '0';
186                 ToRamWriteEnable <= '0';
187                 ToMdriLoad <= '0';
188                 ToIrLoad <= '0';
189                 ToMdroLoad <= '0';
190                 ToAluOp <= "000";
191
192             --Load Memory Data Register Input
193             when load_mdri =>
194                 --INSERT CODE HERE
195
196                 ToALoad <= '0';
197                 ToPcIncrement <= '0';
198                 ToMarMux <= '0';
199                 ToMarLoad <= '0';
200                 ToRamWriteEnable <= '0';
201                 ToMdriLoad <= '1';
202                 ToIrLoad <= '0';
203                 ToMdroLoad <= '0';
204                 ToAluOp <= "000";
205
206             --Loads the Instruction Register with instru
207             when load_ir =>
208                 --INSERT CODE HERE
209
210                 ToALoad <= '0';
211                 ToPcIncrement <= '0';
212                 ToMarMux <= '0';
213                 ToMarLoad <= '0';
214                 ToRamWriteEnable <= '0';
215                 ToMdriLoad <= '0';
216                 ToIrLoad <= '1';
217                 ToMdroLoad <= '0';
218                 ToAluOp <= "000";
219
220             --Decodes The current instruction (everythin
221             when decode =>

```

```

220 --Decodes The current instruction (everything shx
221 when decode =>
222 --INSERT CODE HERE
223
224     ToALoad <= '0';
225     ToPcIncrement <= '0';
226     ToMarMux <= '0';
227     ToMarLoad <= '0';
228     ToRamWriteEnable <= '0';
229     ToMdriLoad <= '0';
230     ToIriLoad <= '0';
231     ToMdriLoad <= '0';
232     ToAluOp <= "000";
233
234 --Loads the MAR with address stored in IR
235 when ldaa_load_mar =>
236 --INSERT CODE HERE
237
238     ToALoad <= '0';
239     ToPcIncrement <= '0';
240     ToMarMux <= '1';
241     ToMarLoad <= '1';
242     ToRamWriteEnable <= '0';
243     ToMdriLoad <= '0';
244     ToIriLoad <= '0';
245     ToMdriLoad <= '0';
246     ToAluOp <= "000";
247
248 --Reads Data in memory retrieved from Address in
249 when ldaa_read_mem =>
250 --INSERT CODE HERE
251
252     ToALoad <= '0';
253     ToPcIncrement <= '0';
254     ToMarMux <= '0';
255     ToMarLoad <= '1';
256     ToRamWriteEnable <= '0';
257     ToMdriLoad <= '0';
258     ToIriLoad <= '0';
259     ToMdriLoad <= '0';
260     ToAluOp <= "000";
261
262 --Loads the Memory data Register Input with dat
263 when ldaa_load_mdri =>
264 --INSERT CODE HERE
265
266     ToALoad <= '0';
267     ToPcIncrement <= '0';
268     ToMarMux <= '0';
269     ToMarLoad <= '0';
270     ToRamWriteEnable <= '0';
271     ToMdriLoad <= '1';
272     ToIriLoad <= '0';
273     ToMdriLoad <= '0';
274     ToAluOp <= "000";
275
276 --Loads the accumulator with data held in MDRI
277 when ldaa_load_a =>
278 --INSERT CODE HERE
279
280     ToALoad <= '1';
281     ToPcIncrement <= '0';
282     ToMarMux <= '0';
283     ToMarLoad <= '0';
284     ToRamWriteEnable <= '0';
285     ToMdriLoad <= '0';
286     ToIriLoad <= '0';
287     ToMdriLoad <= '0';
288     ToAluOp <= "000";
289
290 --Loads the MAR with address held in IR
291 when adaa_load_mar =>
292 --INSERT CODE HERE
293
294     ToALoad <= '0';
295     ToPcIncrement <= '0';
296     ToMarMux <= '1';
297     ToMarLoad <= '1';
298     ToRamWriteEnable <= '0';
299     ToMdriLoad <= '0';
300     ToIriLoad <= '0';
301     ToMdriLoad <= '0';
302     ToAluOp <= "001";
303

```

```

304 --Reads Memory based on address in MAR
305 when adaa_read_mem =>
306   --INSERT CODE HERE
307
308   ToALoad <= '0';
309   ToPcIncrement <= '0';
310   ToMarMux <= '0';
311   ToMarLoad <= '0';
312   ToRamWriteEnable <= '0';
313   ToMdriLoad <= '0';
314   ToIrLoad <= '0';
315   ToMdriLoad <= '0';
316   ToAluOp <= "001";
317
318   --Loads MDRI with data just read from memc
319 when adaa_load_mdri =>
320   --INSERT CODE HERE
321
322   ToALoad <= '0';
323   ToPcIncrement <= '0';
324   ToMarMux <= '0';
325   ToMarLoad <= '0';
326   ToRamWriteEnable <= '0';
327   ToMdriLoad <= '1';
328   ToIrLoad <= '0';
329   ToMdriLoad <= '0';
330   ToAluOp <= "001";
331
332   --Loads accumulator with data in MDRI
333 when adaa_store_load_a =>
334   --INSERT CODE HERE
335
336   ToALoad <= '1';
337   ToPcIncrement <= '0';
338   ToMarMux <= '0';
339   ToMarLoad <= '0';
340   ToRamWriteEnable <= '0';
341   ToMdriLoad <= '0';
342   ToIrLoad <= '0';
343   ToMdriLoad <= '0';
344   ToAluOp <= "001";
345
346   --Loads MDRO with data to be written to mem
347 when staa_load_mdri =>
348   --INSERT CODE HERE
349
350   ToALoad <= '0';
351   ToPcIncrement <= '0';
352   ToMarMux <= '1';
353   ToMarLoad <= '1';
354   ToRamWriteEnable <= '0';
355   ToMdriLoad <= '0';
356   ToIrLoad <= '0';
357   ToMdriLoad <= '1';
358   ToAluOp <= "010";
359
360   --Writes to memory the data stored in MDRO
361 when staa_write_mem =>
362   --INSERT CODE HERE
363
364   ToALoad <= '0';
365   ToPcIncrement <= '0';
366   ToMarMux <= '0';
367   ToMarLoad <= '0';
368   ToRamWriteEnable <= '1';
369   ToMdriLoad <= '0';
370   ToIrLoad <= '0';
371   ToMdriLoad <= '0';
372   ToAluOp <= "010";
373
374 end case;
375 end process;
376 end behavior;
377

```

## Simple CPU Code:

```
1  --Simple CPU template, This is the top level entity in
2  library ieee;
3  use ieee.std_logic_1164.all;
4
5  entity SimpleCPU_Template is
6  --These are the Outputs that can be displayed on the FP
7  --Depending on how you want to display each signal to t
8  port (
9      clk : in std_logic;
10     pcOut : out std_logic_vector(7 downto 0);
11     marOut : out std_logic_vector (7 downto 0);
12     irOutput : out std_logic_vector (7 downto 0);
13     mdriOutput : out std_logic_vector (7 downto 0);
14     mdroOutput : out std_logic_vector (7 downto 0);
15     aOut : out std_logic_vector (7 downto 0);
16     incrementOut : out std_logic
17 );
18
19 end;
20
21 architecture behavior of SimpleCPU_Template is
22 --Initialize our memory component
23 component memory_8_by_32
24 port(
25     clk: in std_logic;
26     Write_Enable: in std_logic;
27     Read_Addr: in std_logic_vector (4 downto 0);
28     Data_in: in std_logic_vector (7 downto 0);
29     Data_out: out std_logic_vector(7 downto 0)
30 );
31 end component;
32 --initialize the alu
33 component alu port (
34
35     A : in std_logic_vector (7 downto 0);
36     B : in std_logic_vector (7 downto 0);
37     AluOp : in std_logic_vector (2 downto 0);
38     output : out std_logic_vector (7 downto 0)
39 );
40 end component;
41 --initialize the registers
42 component reg
43 port (
44     input : in std logic vector (7 downto 0);
45     output : out std_logic_vector (7 downto 0);
46     clk : in std_logic;
47     load : in std_logic
48 );
49 end component;
50 --initialize the program counter
51 component ProgramCounter
52 port (
53     increment : in std_logic;
54     clk : in std_logic;
55     output : out std_logic_vector (7 downto 0)
56 );
57 end component;
58 --initialize the mux
59 component TwoToOneMux
60 port (
61     A : in std_logic_vector (7 downto 0);
62     B : in std_logic_vector (7 downto 0);
63     address : in std_logic;
64     output : out std_logic_vector (7 downto 0)
65 );
66 end component;
67 --initialize the seven segment decoder
68 component sevenseg
69 port(
70     i : in std_logic_vector(3 downto 0);
71     o : out std_logic_vector(7 downto 0)
72 );
73 end component;
74
75 -- initialize control unit
76 component ControlUnit
77 port (
78     OpCode : in std_logic_vector(2 downto 0);
79     clk : in std_logic;
80     ToALoad : out std_logic;
81     ToMarLoad : out std_logic;
82     ToIrLoad : out std_logic;
83     ToMdriLoad : out std_logic;
84     ToMdriLoad : out std_logic;
85     ToPcIncrement : out std_logic;
86     ToMarMux : out std_logic;
87     ToRamWriteEnable : out std_logic;
88     ToAluOp : out std logic vector (2 downto 0)
```

```

87     ToRamWriteEnable : out std_logic;
88     ToAluOp : out std_logic_vector (2 downto 0)
89 );
90 end component;
91
92 --The following signals will be used in your port map state
93
94 -- Connections : Need to be sorted
95 signal ramDataOutToMdri : std_logic_vector (7 downto 0);
96
97 -- MAR Multiplexer connections
98 signal pcToMarMux : std_logic_vector(7 downto 0);
99 signal muxToMar : std_logic_vector (7 downto 0);
100
101 -- RAM connections
102 signal marToRamReadAddr : std_logic_vector (4 downto 0);
103 signal mdroToRamDataIn : std_logic_vector (7 downto 0);
104
105 -- MDRI connections
106 signal mdriOut : std_logic_vector (7 downto 0);
107
108 -- IR connection
109 signal irOut : std_logic_vector (7 downto 0);
110
111 -- ALU / Accumulator connections
112 signal aluOut: std_logic_vector (7 downto 0);
113 signal aToAluB : std_logic_vector (7 downto 0);
114
115 -- Control Unit connections
116 signal cuToALoad : std_logic;
117 signal cuToMarLoad : std_logic;
118 signal cuToIrLoad : std_logic;
119 signal cuToMdriLoad : std_logic;
120 signal cuToMdriLoad : std_logic;
121 signal cuToPcIncrement : std_logic;
122 signal cuToMarMux : std_logic;
123 signal cuToRamWriteEnable : std_logic;
124 signal cuToAluOp : std_logic_vector (2 downto 0);
125 begin
126
127
128
129
130

```

```

132 --PORT MAP STATEMENTS GO HERE
133 -- Create port map statements for each component
134 -- RAM
135 --INSERT CODE HERE
136
137 ram: memory_8_by_32 port map (
138
139     clk => clk,
140     write_Enable => cuToRamWriteEnable,
141     Read_Addr => marToRamReadAddr,
142     Data_in => mdroToRamDataIn,
143     Data_out => ramDataOutToMdri
144 );
145
146
147 -- Accumulator
148 --INSERT CODE HERE
149
150 --acc: alu port map (
151
152     --A => mdriOut,
153     --B => aToAluB,
154     --aluOp => cuToAluOp,
155     --output => aluOut
156
157 );
158
159 acc: reg port map (
160
161     clk => clk,
162     load => cuToALoad,
163     input => aluOut,
164     output => aToAluB
165 );
166
167
168
169
170 -- ALU
171 --INSERT CODE HERE
172
173 --input b is connected to the out aToAluB
174
175 aluop: alu port map (

```

```

175 aluop: alu port map (
176
177   A => mdriOut,
178   B => aToAluB,
179   aluOp => cuToAluOp,
180   output => aluOut --this output of the
181 );
182
183
184 -- Program Counter
185 --INSERT CODE HERE
186
187 pc: ProgramCounter port map (
188
189   increment => cuToPcIncrement,
190   clk => clk,
191   output => pcToMarMux
192 );
193
194
195 -- Instruction Register
196 --INSERT CODE HERE
197
198 ir: reg port map (
199
200   input => mdriOut,
201   output => irOut,
202   clk => clk,
203   load => cuToIrLoad
204 );
205
206
207 -- MAR mux
208 --INSERT CODE HERE
209
210 mux: TwoToOneMux port map (
211
212   A => pcToMarMux,
213   B => irOut,
214   address => cuToMarMux,
215   output => muxToMar
216 );
217
218

```

```

220 -- Memory Access Register
221 --INSERT CODE HERE
222
223 mar: reg port map(
224
225   input => muxToMar,
226   output (4 downto 0) => marToRamReadAddr,
227   clk => clk,
228   load => cuToMarLoad
229 );
230
231
232
233
234 -- Memory Data Register Input
235 mdri: reg port map(
236
237   input => ramDataOutToMdri,
238   output => mdriOut,
239   clk => clk,
240   load => cuToMdriLoad
241 );
242
243
244 -- Memory Data Register Output
245 --INSERT CODE HERE
246
247 mdro: reg port map(
248
249   input => aluOut,
250   output => mdroToRamDataIn,
251   clk => clk,
252   load => cuToMdriLoad
253 );
254
255

```


```

256 -- Control Unit
257 --INSERT CODE HERE
258
259 cu: ControlUnit port map(
260     OpCode => irOut(7 downto 5),
261     clk => clk,
262     ToALoad => cuToALoad,
263     ToMarLoad => cuToMarLoad,
264     ToIrLoad => cuToIrLoad,
265     ToMdriLoad => cuToMdriLoad,
266     ToMdroLoad => cuToMdroLoad,
267     ToPcIncrement => cuToPcIncrement,
268     ToMarMux => cuToMarMux,
269     ToRamWriteEnable => cuToRamWriteEnable,
270     ToAluOp => cuToAluOp
271 );
272
273 --REMAINING CODE GOES HERE
274
275 --Here is where you connect the port statement to the
276 --If you want to display the signal on LED's, just set
277 --If you want to send the signal to the seven segment
278 --Then map i=>signal, o=>port , keep in mind i needs to
279
290
291 pcOut <= pcToMarMux;
292
293 marout (4 downto 0) <= marToRamReadAddr;
294
295 irOutput <= irOut;
296
297 mdriOutput <= mdriOut;
298
299 mdroOutput <= mdroToRamDataIn;
300
301 aOut <= aToAluB;
302
303 incrementOut <= cuToPcIncrement;
304
305
306
307 end behavior;
308


```



## **Finite State Machine Diagram:**




## **Block Diagram with Components and Connections:**



## Results:

### Simple CPU's Table

Memory Data					
RAM	Binary	OpCode	Address	Value	Accumulator
0	00000101	000 – loadA	00101 – 5	6	6
1	00100011	001 – addA	00011 – 3	7	13
2	01000111	010 – storeA	00111 – 7	13	13
3	00000111	000 – loadA	00111 – 7	13	13
4	00101000	001 – addA	01000 – 8	1	14
5	00000110	000-loadA	00110 - 6	20	20
6	00010100	000-loadA	10100 - 20	9	9
7	00001101	000-loadA	01101 - 13	0	0
8	00000001	000-loadA	00001 - 1	3	3



Waveform Simulation

## **Conclusion:**

This project effectively incorporates fundamental concepts acquired throughout the semester, such as ALU, memory, and finite state machines, to construct a "simple" CPU. Despite successfully completing the project, the intricacy and complexity of the CPU remain quite challenging, especially for an introductory digital logic design course. Enhancing the CPU could involve expanding its operational capabilities or incorporating a user interface for executing desired tasks.

## Appendix:

### ALU:

```
1  --Arithmetic Logic Unit Code
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.std_logic_arith.all;
5  use ieee.std_logic_unsigned.all;
6  -- 8 bit operands and output
7  entity alu is
8  port(
9    A : in std_logic_vector    (7 downto 0);
10   B : in std_logic_vector    (7 downto 0);
11   AluOp : in std_logic_vector (2 downto 0);
12   output : out std_logic_vector (7 downto 0)
13 );
14
15 end alu;
16
17
18 -- decode op code, perform operation,
19 architecture behavior of alu is
20 begin
21   process(A,B,AluOp)
22   begin
23     if(AluOp="000") then output<=(A+B);
24     elsif(AluOp="001") then output<=(A-B);
25     elsif(AluOp="010") then output<=(A and B);
26     elsif(AluOp="011") then output<= (A or B);
27     elsif(AluOp="100") then output<= B;
28     elsif(AluOp="101") then output<= A;
29   end if;
30 end process;
31 end;
```

### Register:

```
1  --Register component for CPU
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.std_logic_arith.all;
5  use ieee.std_logic_unsigned.all;
6
7  entity reg is
8  port (
9    input : in std_logic_vector    (7 downto 0);
10   output : out std_logic_vector (7 downto 0);
11   clk : in std_logic;
12   load : in std_logic
13 );
14 end;
15
16 architecture behavior of reg is
17 begin
18
19   process(clk,load)
20   begin
21     if (clk'event and clk = '1' and load = '1') then
22       output <= input;
23     end if;
24   end process;
25 end behavior;
```

## Memory:

```
1  -- 8 By 32 Memory Array
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.std_logic_arith.all;
5  use ieee.std_logic_unsigned.all;
6
7  entity memory_8_by_32 is
8
9  port(
10     clk: in std_logic;
11     Write_Enable: in std_logic;
12     Read_Addr: in std_logic_vector (4 downto 0);
13     Data_in: in std_logic_vector (7 downto 0);
14     Data_out: out std_logic_vector(7 downto 0));
15 end memory_8_by_32;
16
17 architecture behavior of memory_8_by_32 is
18     type ram_type is array(0 to 31) of std_logic_vector(7 downto 0);
19     --instructions / data go into memory here
20     signal Z: ram_type:=("00000101","00100011","01000111","00000111",
21     "00101000","00000110","00010100","00001101","00000001","10110100",
22     "10001010","10101010","10101001","00000000","10100101","01010101",
23     "10101110","10110100","10001010","10101010","10101001","00000000",
24     "10100101","01010101","10101110","10110100","10001010","10101010",
25     "10101001","00000000","10100101","01010101");
26 begin
27     process(clk,Read_Addr, Data_in, Write_Enable)
28     begin
29         --Read from memory
30         if(clk'event and clk='1' and Write_Enable='0') then
31             Data_out<=Z(conv_integer(Read_Addr));
32             --Write to Memory
33         elsif(clk'event and clk='1' and Write_Enable='1') then
34             Z(conv_integer(Read_Addr))<=Data_in;
35         end if;
36     end process;
37 end;
38
```

## Two-To-One Mux:

```
1  --Mux used to create a shared connection between PC an
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.std_logic_arith.all;
5  use ieee.std_logic_unsigned.all;
6
7  entity TwoToOneMux is
8  port (
9      A : in std_logic_vector (7 downto 0);
10     B : in std_logic_vector (7 downto 0);
11     address : in std_logic;
12     output : out std_logic_vector (7 downto 0)
13 );
14 end;
15
16 architecture behavior of TwoToOneMux is
17 begin
18
19     process(A,B,address)
20     begin
21         if (address='0') then
22             output <= A;
23         elsif(address='1') then
24             output <= B;
25         end if;
26     end process;
27 end behavior;
28
```

## Seven Segment Display:

```
1  --Seven Segment Display, keep in mind the output he
2  --The CPU component outputs, when connecting the pi
3  library ieee;
4  use ieee.std_logic_1164.all;
5
6  entity sevenseg is
7  port(
8      i : in std_logic_vector(3 downto 0);
9      o : out std_logic_vector(7 downto 0)
10 );
11 end sevenseg;
12
13 architecture logic of sevenseg is
14 begin
15     o <= "00000001" when i="0000" else
16         "01001111" when i="0001" else
17         "00010010" when i="0010" else
18         "00000110" when i="0011" else
19         "01001100" when i="0100" else
20         "00100100" when i="0101" else
21         "00100000" when i="0110" else
22         "00001111" when i="0111" else
23         "00000000" when i="1000" else
24         "00000100" when i="1001" else
25         "00001000" when i="1010" else
26         "01100000" when i="1011" else
27         "00110001" when i="1100" else
28         "01000010" when i="1101" else
29         "00110000" when i="1110" else
30         "00111000" when i="1111";
31 end;
```