Design of a Simple CPU

Author: Mustafa Al-Shebeeb

Co-Author: Jeffrey Thompson

Instructor: Michael Barchett

Introduction to Digital Logic and Design Laboratory

CPE 271L, Section 6

Date Preformed:

11/30/2023

Institution: West Virginia University - Statler College of Engineering and Mineral Resources

Lane Department of Computer Science and Electrical Engineering

Table of Contents

Table of Contents	1
Introduction:	2
Hardware Description:	3
Software Description:	4
Description of Each VHDL File:	5
Problems Occurred and Solutions:	ϵ
Completed Code:	7
Finite State Machine Diagram:	16
Block Diagram with Components and Connections:	17
Results:	18
Conclusion:	19
Annendix:	20

Introduction:

In this culminating project, students are tasked with applying their acquired knowledge in digital logic and design by constructing a simple Central Processing Unit (CPU). This project comprises nine essential components: Accumulator (A), Instruction Register (IR), Control Unit (CU), Program Counter (PC), Arithmetic Logic Unit (ALU), Memory Address Register (MAR), Memory Data Register Input (MDRI), Memory Data Register Output (MDRO), and Random Access Memory (RAM).

The functionality of the CPU is synchronized with a clock, which drives its operations. The CPU begins its execution by reading an 8-bit instruction from the first memory address. The first three bits of the instruction dictate the operation to be performed, while the subsequent five bits represent a memory location. The three designated operations are LOADA (000), ADDA (001), and STOREA (010).

The LOADA operation involves loading the value at the specified memory address into the accumulator. Similarly, the ADDA operation entails adding the memory value to the accumulator. Lastly, the STOREA operation involves storing the current value of the accumulator into the specified memory location. The RAM is preprogrammed with specific addresses intended to execute these three fundamental commands. Consequently, the CPU autonomously progresses through each memory address, interpreting and executing the corresponding instructions.

This project serves as a practical application of the principles learned throughout the semester, challenging students to synthesize their knowledge and implement a functional CPU. The subsequent sections of this report will delve into the design, implementation, and evaluation of the CPU, providing a comprehensive overview of the undertaken project.

Hardware Description:

The DE10-Lite Field Programmable Gate Array board, or FPGA board, was the main hardware used throughout the CPE 271 lab course. The boards are circuits that can be programmed to perform many simple tasks using input switches/buttons and output LED lights and a 7-segment display that can also be used to display the output.

The board has an internal clock that can be used when performing many tasks to slow the passing of an input to the circuit until a clock edge. They have been utilized in many of the labs to create adders, subtractors, and memory. They are very versatile, able to be programmed to do a wide array of tasks that are of lower complexity and then reprogrammed with another code just as easily.

The main cons of FPGA boards are their cost and they use a lot of power so they can be very costly in price and power, especially in high quantities. It is very interesting how huge the potential is in such a small board able to be reprogrammed infinitely to perform a seemingly infinite amount of tasks. A whole extra semester of working with the board would still not be enough time to explore all the possibilities there are when programming an FPGA board.

Software Description:

Quartus Prime was the main software used all semester, and where most of the final project was performed. Quartus Prime is a platform that is capable of designing, analyzing, and programming FPGA boards and other programmable devices. The software can be used to create logic circuits or create a VHDL file to write a code, both can then be programmed into the FPGA board.

Another feature of Quartus is that the FPGA board is not necessary because it has waveform simulations that can be used to test the circuit/code inside of Quartus itself. Behavioral modeling and port mapping are useful tools while coding in Quartus that help save time and make a more efficient code for a circuit. It has very few downfalls in the scope of this course except when working on a personal laptop the simulation could not be performed because of needed license purchases.

Quartus has been used in almost every lab for multiple tasks such as creating encoders, decoders, adders, and subtractors. The final lab was almost completely performed inside of Quartus besides the diagrams. It was used to add the needed code to the given VHDL files such as the counter variable to the program counter code and port mapping variables from the other component files to the highest order file, the CPU.

The code was compiled and tested inside of Quartus Prime as well using no FPGA to test it. Instead, the waveform simulation inside Quartus was used to view the outputs of all the variables along the clock cycle. This is why Quartus is such a valuable and versatile program as it can ask the programmer and the programmed device with no need of an actual physical device.

Description of Each VHDL File:

The project is essentially divided into various VHDL files, each containing the code for a distinct component of the Central Processing Unit(CPU). These components include the Control Unit, Program Counter, and the crucial Arithmetic Logic Unit (ALU), along with Memory files responsible for addressing and registering input and output. Port-mapping statements, specifically port-map statements, are incorporated into each component file, playing a pivotal role in generating overall results.

Starting with the Program Counter code, it manages an 8-bit memory address to execute instructions. Notably, the Memory component accommodates only a 5-bit address, restricting the instructions it can process. The code outputs when there's a positive edge and a clock event equals 1, causing the counter to increase by 1.

In the ALU code, the component operates on 8 inputs, producing a 9-bit output. Operations encompass addition, subtraction, bitwise AND, bitwise OR, Output A, and Output B. Input B is derived from the Accumulator, while input A is sourced from the MDRI. Sequential statements, particularly if statements, dominate the ALU code.

The Accumulator acts as a crucial element providing an 8-bit output from the ALU. It functions in a loop-like manner, with the ALU and accumulator alternating as input and output when clk and load equal 1, facilitating the transfer of provided input to its output.

MDRI, an 8-bit register, retains a value read from memory and forwards it to the components for execution when needed.

The Control Unit, akin to the Program Counter, is a pivotal aspect of the project. It serves as a leader, orchestrating CPU component operations such as PC incrementation, memory/register access, and ALU operations. The Control Unit is modeled as a state machine with instructions representing different states, determining the active register and the subsequent state. Signals in the code ensure that all instructions are executed in the correct sequence.

The register file encompasses the code for various register components, including the accumulator, IR, MAR, MDRI, and MDRO. These components rely on the Register code for their port maps. The TwoToOneMux file precedes the MAR, selecting one out of two inputs based on Control Unit directives.

Problems Occurred and Solutions:

Most of the issues we faced while working on this project were in the Quartus Prime software. One issue was the 8-bit vectors (7 downto 0) would be initiated to a 5-bit(4 down to 0), We thought that we would need to individually connect each vector using 5 lines of code like this:

```
Marout(4)<=marToRamReadAddr(4);
Marout(3)<=marToRamReadAddr(3);
Marout(2)<=marToRamReadAddr(2);
Marout(1)<=marToRamReadAddr(1);
Marout(0)<=marToRamReadAddr(0);</pre>
```

After some troubleshooting it was found all that we had to do was to only use the first or last 5 bits of an 8 bit vector like this:

Marout (4 downto 0) <= marToRamReadAddr;</pre>

This cleared up our first issue for us but there was another main issue that we hit. As most of this project was performed in Quartus we met outside of lab times to do most of the work and it went smoothly up until the end. The waveform simulation would not run on our personal laptop without the proper licenses purchased. This was a major wall at the time as it stopped our progress in its tracks until the next time we could meet at lab time. We just had to look over and hope that we completed the code properly so it was able to be tested when we met in person. Luckily it was and the issue was resolved by simply logging onto Quartus on the lab computers to perform the waveform simulation. With the code working successfully the project was completed with only two major hiccups that were fixed through troubleshooting and patience.

Completed Code:

Added code is labeled with a Purple Square.

Program Counter:

Control Unit:

```
--Increment the pc and fetch the instruction,
--Decode the instruction, use the diagram in t
                    when increment_pc =>
current_state <= load_mar;
when load_mar =>
--INSERT CODE HERE
current_state <= read_mem;
                    --Decode Opcode to determine Instruction
--Assign current state based on the opCode when decode =>
--INSERT CODE HERE
                    when "000" =>
current_state <= ldaa_load_mar;</pre>
                    current_state <= adaa_load_mar:
                    current_state <= staa_load_mdro;
                    -- current_state <= (others => increment_pc)
  86
87
88
                    when others =>
current_state <= increment_pc;</pre>
         end case;
--Instructions, need to determine the ne
--Follow the path to perform each instru
--Where the state machine needs to go to
---Load instruction
when Idaa_load_mar =>
current_state <= ldaa_read_mem;
--INSERT CODE HERE
                   when ldaa_read_mem =>
  current_state <= ldaa_load_mdri;</pre>
                   when ldaa_load_mdri =>
current_state <= ldaa_load_a;</pre>
                   when ldaa_load_a =>
current_state <= increment_pc;</pre>
                    --Add Instruction
                   when adaa_load_mar =>
                         current_state <= adaa_read_mem;
                   when adaa_read_mem =>
                         current_state <= adaa_load_mdri;
                   when adaa_load_mdri =>
   current_state <= adaa_store_load_a;</pre>
                   when adaa_store_load_a =>
   current_state <= increment_pc;</pre>
                    --Store Instruction
when staa_load_mdro =>
current_state <= staa_write_mem;
                    when staa_write_mem =>
  current_state <= increment_pc;</pre>
```

```
end case;
end if;
138
139
                         end process;
                   --- Defines what happens at each state, set to '1' if
--- Set Op Code accordingly based on ALU, different fr
--- Keep in mind when ToMarMux = 0 , MAR is loaded fro
140
141
142
 143
144
145
146
                      Bprocess(current_state)
                      begin
                                         ToALoad <= '0';
ToMdroLoad <= '0';
ToAluOp <= "000";
147
148
149
150
151
152
153
154
155
156
157
158
159
                                        case current_state is
  --Turns on the increment pc bit
when increment_pc =>
    ToALoad <= '0';
    ToPcIncrement <= '1';
    ToMarMux <= '0';
    ToMarLoad <= '0';
    ToMartioshele <= '0';

                                                       ToMarLoad <= '0';
ToRamWriteEnable <= '0';
ToMdriLoad <= '0';
ToIrLoad <= '0';
ToMdroLoad <= '0';
ToAluOp <= "000";
--Loads MAR with address from program counter
 160
161
162
 163
164
165
                                                        when load_mar =>
--INSERT CODE HERE
166
167
168
169
170
171
172
173
174
175
176
177
                                                                        ToALoad <= '0';
                                                                      TOALOAd <= '0';
TOPCINCREMENT <= '0';
TOMARMUX <= '0';
TOMARLOAD <= '1';
TORAMWRITEENABLE <= '0';
TOMORILOAD <= '0';
TOITLOAD <= '0';
TOMORILOAD <= '0';
TOALUOD <= "000";
178
179
                                                           --Reads Address located in MAR
                                                         when read_mem =>
180
181
                                                         -- INSERT CODE HERE
 182
                                                                          ToALoad <= '0';
                                                                        TOPCIncrement <= '0';
ToMarMux <= '0';
ToMarLoad <= '0';
183
184
185
                                                                        TOMATLOAD <= '0';
TORAmWriteEnable <= '0';
TOMdriLoad <= '0';
TOIrLoad <= '0';
TOMdroLoad <= '0';
TOAluOp <= "000";
186
187
188
189
 190
191
192
                                                        --Load Memory Data Register Input
when load_mdri =>
 193
194
195
196
                                                           --INSERT CODE HERE
                                                                         ToALoad <= '0';
                                                                       TOALOAd <= '0';
TOPCINCREMENT <= '0';
TOMARMUX <= '0';
TOMARLOAD <= '0';
TORAMWRITEENABLE <= '0';
TOITLOAD <= '1';
TOITLOAD <= '0';
TOMORDOAD <= '0';
TOALUOD <= "000";
197
198
199
200
201
202
203
204
205
206
207
208
210
211
212
213
214
215
216
217
218
219
                                                           --Loads the Instruction Register with instru
                                                        when load_ir =>
--INSERT CODE HERE
                                                                        ToALoad <= '0';
ToPcIncrement <= '0';
ToMarMux <= '0';
ToMarLoad <= '0';
                                                                       TORAmWriteEnable <= '0';
TOMdriLoad <= '0';
TOIrLoad <= '1';
TOMdroLoad <= '0';
TOAluOp <= "000";
220
                                                            --Decodes The current instruction (everythin
                                                         when decode =>
```

```
--Decodes The current instruction (everything sho
220
221
222
223
224
225
226
227
228
                               when decode =>
--INSERT CODE HERE
                                       ToALoad <= '0';
                                     ToALoad <= '0';
ToPcIncrement <= '0';
ToMarMux <= '0';
ToMarLoad <= '0';
ToRamWriteEnable <= '0';
ToIntoad <= '0';
ToIntoad <= '0';
ToMdroLoad <= '0';
ToMdroLoad <= '0';
ToAluOp <= "000";
 229
230
231
232
233
 234
235
236
237
                                   -Loads the MAR with address stored in IR
                               when Idaa_load_mar =>
                                -- INSERT CODE HERE
238
239
240
241
242
244
245
246
247
248
249
251
252
253
254
255
256
257
258
259
                                       ToALoad <= '0';
                                      ToPcIncrement <= '0';
ToMarMux <= '1';
ToMarLoad <= '1';
                                      TOMATLOAD <= 1;

TORAmWriteEnable <= '0';

TOMdriLoad <= '0';

TOITLOAD <= '0';

TOMDroLoad <= '0';

TOAluOp <= "000";
                              --Reads Data in memory retrieved from Address in when ldaa_read_mem =>
                                -- INSERT CODE HERE
                                       ToALoad <= '0';
                                      TopcIncrement <= '0';
TomarMux <= '0';
TomarLoad <= '1';
                                      ToMarLoad <= '0';
ToMdriLoad <= '0';
ToIrLoad <= '0';
ToMdroLoad <= '0';
ToMdroLoad <= '0';
ToAluOp <= "000";
260
261
                              --Loads the Memory data Register Input with dat
when ldaa_load_mdri =>
--INSERT CODE HERE
262
263
264
265
266
267
272
273
274
275
276
277
278
279
280
                                      ToALoad <= '0';
ToPcIncrement <= '0';
ToMarMux <= '0';
ToMarLoad <= '0';
                                     TORAmWriteEnable <= '0';
TOMdriLoad <= '1';
ToIrLoad <= '0';
TOMdroLoad <= '0';
ToAluOp <= "000";
                              --Loads the accumulator with data held in MDRI when ldaa_load_a =>
                                -- INSERT CODE HERE
                                      ToALoad <= '1';
                                     TopcIncrement <= '0';
TomarMux <= '0';
TomarLoad <= '0';
 281
282
283
284
285
                                     TOMATLOAD <= '0';
TORAmWriteEnable <= '0';
TOIrLoad <= '0';
TOMdroLoad <= '0';
TOAluop <= "000";
  286
287
  288
  289
290
291
                              --Loads the MAR with address held in IR
when adaa_load_mar =>
--INSERT CODE HERE
  292
293
294
                                      ToALoad <= '0';
                                     TOALOAd <= '0';
TOPCINCRMENT <= '0';
TOMARMUX <= '1';
TOMARLOAD <= '1';
TORAMWRITEENABLE <= '0';
TOMORILOAD <= '0';
TOITLOAD <= '0';
TOMORILOAD <= '0';
TOALUOD <= "001";
  294
295
296
297
298
299
  300
  301
302
```

```
--Reads Memory based on address in MAR when adaa_read_mem =>
  304
305
  306
307
308
309
                                        -INSERT CODE HERE
                                            ToALoad <= '0';
ToPcIncrement <= '0';
ToMarMux <= '0';
ToMarLoad <= '0';
ToRamWriteEnable <= '0';
ToMdriLoad <= '0';
ToIrLoad <= '0';
ToMdroLoad <= '0';
ToAluop <= "001";
  310
  311
312
  313
314
315
316
317
                                    --Loads MDRI with data just read from memo
when adaa_load_mdri =>
--INSERT CODE HERE
  318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
                                            ToALoad <= '0';
ToPcIncrement <= '0';
ToMarMux <= '0';
ToMarLoad <= '0';
ToRamWriteEnable <= '0';
ToMdriLoad <= '1';
ToIrLoad <= '0';
ToMdroLoad <= '0';
ToMdroLoad <= '0';
ToAluOp <= "001";
                                    --Loads accumulator with data in MDRI
when adaa_store_load_a =>
  333
334
335
336
337
338
                                    -- INSERT CODE HERE
                                            TOALOAd <= '1';
TOPCINCrement <= '0';
TOMARMUX <= '0';
TOMARLOAd <= '0';
TORAMWRITEENABLE <= '0';
TOMARLOAD <= '0';
TOITLOAD <= '0';
TOMORLOAD <= '0';
TOMORLOAD <= '0';
TOALUOD <= "001";
                                             ToALoad <= '1';
  339
340
  341
342
  343
344
345
345
                                  --Loads MDRO with data to be written to mem-
when staa_load_mdro =>
--INSERT CODE HERE
  346
347
  348
  349
350
                                            ToALoad <= '0':
                                          TOALOAd <= '0';
TOPCINCrement <= '0';
TOMARMUX <= '1';
TOMARLOAd <= '1';
TORAMWRITEENABLE <= '0';
TOMMRILOAD <= '0';
TOITLOAD <= '0';
TOMDILOAD <= '1';
TOALUOD <= "010";
  351
352
353
354
355
356
357
358
359
                                  --Writes to memory the data stored in MDRO
when staa_write_mem =>
--INSERT CODE HERE
  360
  361
  362
  363
                                            ToALoad <= '0';
  364
                                            ToPcIncrement <= '0';
ToMarMux <= '0';
ToMarLoad <= '0';
  365
366
367
                                           ToMarLoad <= '0';
ToRamwriteEnable <= '1';
ToMdriLoad <= '0';
ToIrLoad <= '0';
ToMdroLoad <= '0';
  368
369
  370
  371
372
373
374
375
                                           ToMdroLoad <= '0'
ToAluOp <= "010";
                end case;
                end process;
end behavior;
```

Simple CPU Code:

```
-Simple CPU template, This is the top level entity in
              library ieee;
use ieee.std_logic_1164.all;
             entity SimpleCPU_Template is
--These are the Outputs that can be displayed on the FP
--Depending on how you want to display each signal to t
             --Depending on how you want to display each signal eport (
    clk: in std_logic;
    pcOut: out std_logic_vector(7 downto 0);
    marOut: out std_logic_vector (7 downto 0);
    irOutput: out std_logic_vector (7 downto 0);
    mdriOutput: out std_logic_vector (7 downto 0);
    mdroOutput: out std_logic_vector (7 downto 0);
    aOut: out std_logic_vector (7 downto 0);
    incrementOut: out std_logic_vector(7 downto 0);
}
        10
12
13
        26
27
28
29
31
32
33
34
35
37
                    A: in std_logic_vector (7 downto 0);
B: in std_logic_vector (7 downto 0);
AluOp: in std_logic_vector (2 downto 0);
output: out std_logic_vector (7 downto 0)
      38
39
40
                     output : out std_logic_vector (7 downto 0);
clk : in std_logic;
load : in std_logic
       48
               | );
| end component;
| --initialize the program counter
              □component ProgramCounter
       52
53
54
              □port (
                     increment : in std_logic;
clk : in std_logic;
output : out std_logic_vector (7 downto 0)
       55
56
57
              end component;
--initialize the mux
              ecomponent TwoToOneMux
             port (
    A : in std_logic_vector (7 downto 0)
    B : in std_logic_vector (7 downto 0)
    address : in std_logic;
    output : out std_logic_vector (7 downto 0)
       60
       61
                                                                                     (7 downto 0);
(7 downto 0);
        62
        63
       64
65
               end component;
--initialize the seven segment decoder
       68
              □component sevenseg
             aport(
    i : in std_logic_vector(3 downto 0);
    o : out std_logic_vector(7 downto 0)
       71
72
73
74
75
76
               );
end component;
             |-- initialize control unit
□component ControlUnit
       77
78
79
              □port (
                     80
        81
        82
       83
84
       86
87
```

```
TORamWriteEnable : out std_logic;
ToAluOp : out std_logic_vector (2 downto 0)
     87
88
     89
90
              end component;
     91
92
93
94
95
96
97
98
              --The following signals will be used in your port map state
             -- Connections : Need to be sorted signal ramDataOutToMdri : std_logic_vector (7 downto 0);
              -- MAR Multiplexer connections
             signal pcToMarMux : std_logic_vector(7 downto 0);
signal muxToMar : std_logic_vector (7 downto 0);
   100
   101
               -- RAM connections
             -- RAM CONNECTIONS signal marTORAmReadAddr : std_logic_vector (4 downto 0); signal mdroTORAmDataIn : std_logic_vector (7 downto 0);
   102
103
   104
105
             -- MDRI connections
signal mdriOut : std_logic_vector (7 downto 0);
   106
107
             -- IR connection signal irOut : std_logic_vector
   108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
                                                                                       (7 downto 0):
            -- ALU / Accumulator connections signal aluOut: std_logic_vector (7 downto 0); signal aToAluB : std_logic_vector (7 downto
                                                                                     (7 downto 0);
            -- Control Unit connections
signal cuToALoad: std_logic;
signal cuToMarLoad: std_logic;
signal cuToMarLoad: std_logic;
signal cuToMdriLoad: std_logic;
signal cuToMdroLoad: std_logic;
signal cuToMconcrement: std_logic;
signal cuToMarMux: std_logic;
signal cuToMarMux: std_logic;
signal cuToMarMux: std_logic;
signal cuToAluOp: std_logic_vector (2 downto 0);
begin
   126
127
128
129
  130
132 b--PORT MAP STATEMENTS GO HERE
133 |-- Create port map statements for each co
134 |-- RAM
135 |--INSERT CODE HERE
 136 Bram: memory_8_by_32 port map (
137 clk => clk,
--input b is connected to the out aToAlu
```

```
175 aluop: alu port map (
 176
177
178
179
         A => mdriOut,
B => aTOAluB,
aluOp => cuToAluOp,
output => aluOut --this output of the
 180
 181
182
 183
 184
185
         -- Program Counter
--INSERT CODE HERE
 186
187
         pc: ProgramCounter port map (
 188
189
          increment => cuToPcIncrement,
 190
191
192
          clk => clk,
output => pcToMarMux
 193
194
195
        -- Instruction Register
 196
 197
 198
199
200
201
202
203
204
205
206
207
208
209
        ⊨ir: reg port map (
          input => mdriOut,
          output => irOut,
clk => clk,
load => cuToIrLoad
         );
        |
|-- MAR mux
|--INSERT CODE HERE
209 | mmux 211 | A = 212 | A = 213 | B = 214 | add 215 | out 216 | 217 | 218 |
         mux: TwoToOneMux port map (
         A => pcToMarMux,
B => irOut,
address => cuToMarMux,
output => muxToMar
```

```
220 B-- Memory Access Register
221 | --INSERT CODE HERE
222 | mar: reg port map(
224 | input => muxToMar,
226 | output (4 downto 0) => marToRamReadAddr
227 | clk => clk,
228 | load => cuToMarLoad

230 | );
231 | -- Memory Data Register Input
235 | mdri: reg port map(
236 | input => ramDataOutToMdri,
236 | output => mdriOut,
237 | clk => clk,
240 | load => cuToMdriLoad

241 | | |
242 | |
243 | |
244 | |
245 | emdro: reg port map(
246 | input => aluOut,
247 | emdro: reg port map(
248 | input => aluOut,
249 | output => mdroToRamDataIn,
250 | clk => clk,
251 | clk => clk,
252 | load => cuToMdroLoad

251 | clk => clk,
252 | load => cuToMdroLoad

253 | load => cuToMdroLoad

254 | load => cuToMdroLoad

255 | load => cuToMdroLoad

256 | load => cuToMdroLoad

257 | load => cuToMdroLoad


258 | load => cuToMdroLoad

259 | load => cuToMdroLoad


250 | load => cuToMdroLoad
```

```
256 B-- Control Unit
257 | --INSERT CODE HERE
258
259
260 | Opcode => irOut(7 downto 5),
261 | clk => clk,
263 | ToALoad => cuToMarLoad,
264 | ToMarLoad => cuToMarIoad,
265 | ToMarload => cuToMarMux,
266 | ToMarload => cuToMarMux,
270 | ToMarMux => cuToMarMux,
271 | ToAluOp => cuToAluOp
272 | ToAluOp => cuToAluOp
273 |
274 | --Here is where you connect the port statement to the result of the seven segment result of the
```

Finite State Machine Diagram:




Block Diagram with Components and Connections:



Results:

Simple CPU's Table

Memory Data					
RAM	Binary	OpCode	Address	Value	Accumulator
0	00000101	000 – loadA	00101 - 5	6	6
1	00100011	001 – addA	00011 - 3	7	13
2	01000111	010 – storeA	00111 - 7	13	13
3	00000111	000 – loadA	00111 - 7	13	13
4	00101000	001 – addA	01000 - 8	1	14
5	00000110	000-loadA	00110 - 6	20	20
6	00010100	000-loadA	10100 - 20	9	9
7	00001101	000-loadA	01101 - 13	0	0
8	00000001	000-loadA	00001 - 1	3	3



Waveform Simulation

Conclusion:

This project effectively incorporates fundamental concepts acquired throughout the semester, such as ALU, memory, and finite state machines, to construct a "simple" CPU. Despite successfully completing the project, the intricacy and complexity of the CPU remain quite challenging, especially for an introductory digital logic design course. Enhancing the CPU could involve expanding its operational capabilities or incorporating a user interface for executing desired tasks.

Appendix:

ALU:

```
--Arithmetic Logic Unit Code
          library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
         -- 8 bit operands and output
ENTITY alu IS
         □PORT(
          A: in std_logic_vector (7 downto 0)
B: in std_logic_vector (7 downto 0)
AluOp: in std_logic_vector (2 downto output: out std_logic_vector (7 downto 0)
                                                                                                (7 downto 0);
(7 downto 0);
 10
                                                                                                          (2 downto 0);
 12
13
 14
 15
16
            end alu;
 17
 18
19
        -- decode op code, perform operation,
⊟architecture behavior of alu is
 20 ⊟begin
20 Bbegin
21 Bprocess(A,B,AluOp)
22 | begin
23 Bif(AluOp="000") then output<=(A+B);
24 Belsif(AluOp="01") then output<=(A-B);
25 Belsif(AluOp="010") then output<=(A and B);
26 Belsif(AluOp="011") then output<= (A or B);
27 Belsif(AluOp="100") then output<= B;
28 Belsif(AluOp="101") then output<= A;
29 |
30 end if;
31 rend process:
          end process;
end;
 31
 32
33
```

Register:

```
--Register component for CPU
     library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
    ⊟entity reg is
          (7 downto 0);
10
11
12
     );
13
     end;
14
15
16 ⊟architecture behavior of reg is
17 ⊟begin
17 Boegin
18 |
19 Borocess(clk,load)
20 | begin
21 Borocess(clk'event)
22 | output <= ii
23 end if;
    if (clk'event and clk = '1' and load = '1') then output <= input;
     end process;
end behavior;
```

Memory:

```
-- 8 By 32 Memory Array
     library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
    ⊟entity memory_8_by_32 is
 8
9
    ⊟Port(
           clk: in std_logic;
Write_Enable: in std_logic;
Read_Addr: in std_logic_vector (4 downto 0);
Data_in: in std_logic_vector (7 downto 0);
Data_out: out std_logic_vector(7 downto 0));
10
11
12
13
14
15
           end memory_8_by_32;
16
17
          18
19
20
21
22
23
24
25
26 = 27 = 28 | 29 |
           Process(clk,Read_Addr, Data_in, Write_Enable)
           Begin
           --Read from memory if(clk'event and clk='1' and Write_Enable='0') then
30 ⊨
31
32
           Data_out<=Z(conv_integer(Read_Addr));</pre>
           --Write to Memory
elsif(clk'event and clk='1' and Write_Enable='1') then
Z(conv_integer(Read_Addr))<=Data_in;
33
34
35
           end if;
36
           end process;
37
           end:
38
```

Two-To-One Mux:

```
--Mux used to create a shared connection between PC an
     library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
    entity TwoToOneMux is port (
          A: in std_logic_vector
B: in std_logic_vector
address: in std_logic;
                                                       (7 downto 0);
(7 downto 0);
10
11
12
13
          output : out std_logic_vector (7 downto 0)
     );
14
     end;
15
16 marchitecture behavior of TwoToOneMux is
17 ≡begin
18 |
19 ≡process(A,B,address)
20 | begin
21 if (address='0') then
22
23
24
25
          output <= A;
         elsif(address='1') then
          output <= B;</pre>
          end if;
    end process;
end behavior;
```

Seven Segment Display:

```
| B--Seven Segment Display, keep in mind the output he connecting the pi library ieee; use ieee.std_logic_1164.all; | use ieee.std_logic_1164.all; | use ieee.std_logic_vector(3 downto 0); | o : out std_logic_vector(7 downto 0) | o : out std_logic_vector(3 downto 0) | o : out std_logic_vecto
```