

# BRAC UNIVERSITY

## Department of Computer Science and Engineering

### CSE 260: Digital Logic Design

Examination: Quiz III

Semester : Fall 2025

Duration: 25min

Full Marks: 15

Name:	ID:	Section:
-------	-----	----------

1	<b>Draw</b> a circuit using a 4-bit parallel adder that follows the following condition <ul style="list-style-type: none"><li>- If A is div by 4 and B is less or equal to 7, perform <b>A-B</b></li><li>- Else perform <b>A+B</b></li></ul>	4
1	<b>Implement</b> XNOR gate using <b>one</b> 2:1 MUX only. You can not use multiple MUX.	3
2	Design a 4-to-2 <b>LSB</b> Priority Encoder that follows all general priority encoder rules, except for the special cases below: <ul style="list-style-type: none"><li>a. If two inputs are enabled, select the MSB among the enabled bits.</li><li>b. If three inputs are enabled, select the middle enabled bit.</li><li>c. In all other cases, it will work like an encoder that prioritizes the enabled LSB bit.</li></ul> <b>Draw</b> the truth table for the Encoder and <b>find</b> the simplified equation for the encoder using <b>Kmap</b> [4+4]	8

#### Rubric

Drew the PA correctly 1st condition is correct 2nd conditions are correct	1 1.5 1.5
MUX correct Table and output correct Correct inputs shown	0.5 1.5 1
Table correct Simplification correct	6 2