

1.2 ISA Configuration

- ⑧ supports \rightarrow general purpose computing \rightarrow contain different instructions
 - ⑧ sufficient variety of addressing modes (direct, indirect, immediate)
 - ⑧ own mnemonics for the instructions and define the ordering of the operands
 - group the instructions that will use the same path for execution
 - ① Data processing instructions
 - \Rightarrow addition
 - \Rightarrow addition indirect
 - \Rightarrow subtraction
 - \Rightarrow subtraction indirect
 - \Rightarrow and
 - \Rightarrow or
 - \Rightarrow xor
 - \Rightarrow clear
 - ② Shift instructions
 - \Rightarrow rotate left
 - \Rightarrow rotate right
 - \Rightarrow shift left
 - \Rightarrow arithmetic shift right
 - \Rightarrow logical shift right
 - ③ Branch instructions
 - \Rightarrow Branch unconditional
 - \Rightarrow Branch with link
 - \Rightarrow Branch indirect
 - \Rightarrow Branch if zero
 - \Rightarrow Branch if not zero
 - \Rightarrow Branch if carry set
 - \Rightarrow Branch if carry clear
 - ④ memory instructions
 - \Rightarrow load to register from memory
 - \Rightarrow load immediate to register
 - \Rightarrow store from register to memory

(2)

Mnemonic	Name	Operation
ADD	Addition	$rA \leftarrow rB + rC$
ADDT	Addition indirect	$rA \leftarrow rB, [rA \# address]$
SUB	Subtraction	$rA \leftarrow rB - rC$
SUBI	subtraction indirect	$rA \leftarrow rB - MEM[address]$
AND	logical and	$rA \leftarrow rB \& rC$
ORR	logical or	$rA \leftarrow rB rC$
XOR	logical xor	$rA \leftarrow rB ^ rC$
CLR	clear register	$rA \leftarrow 0$
ROL	rotate left	$rA \leftarrow [rA[6:0], rA[7:1]]$
ROR	rotate right	$rA \leftarrow [rA[7:1], rA[6:0]]$
LSL	logical shift left	$rA \leftarrow [rA[6:0], 0]$
ASR	arith shift right	$rA \leftarrow [rA[7], rA[6:1]]$
LSR	log. shift right	$rA \leftarrow [0, rA[7:1]]$
LDR	load register from mem	$rA \leftarrow MEM[address]$
LDI	load imm. to reg.	$rA \leftarrow \#data$
STR	store from reg. to mem.	$MEM[address] \leftarrow rA$
B	branch uncond.	$PC \leftarrow (PC+8) + imm8$
BL	branch with link	$LR \leftarrow (PC+8) + imm8$ $PC \leftarrow (PC+8) + imm8$
BI	branch indirect	$PC \leftarrow [rA]$
BEQ	branch if zero	$if Z=0, then PC \leftarrow PC+8+imm8$
BNE	branch if not zero	$if Z \neq 0, then PC \leftarrow PC+8+imm8$
BC	branch if carry set	$if C=1, then PC \leftarrow PC+8+imm8$
BNC	branch if carry clear	$if C=0, then PC \leftarrow PC+8+imm8$

④ ordering of the representation is important to understand more clearly

For example $sub rA, rB, rC$ implies $rA \leftarrow rB - rC$ } b10 is different operations
 $sub rA, rC, rB$ implies $rA \leftarrow rC - rB$ } therefore, operands order is important.

(2)

④ register file consists of 8 registers. 1 LR, 7 general purpose register.

⑤ PC register is separated from the register file

⑥ no wired connection between DRA / ALP

⑦ temporary registers can be used


⑧ The length for the data/instruction memory is 16 bits however.

registers are 8 bits. Also, operations are conducted with 8 bits

⑨ R0, R1, R2, R3, R4, R5 are multi-purpose registers

⑩ R7 is link register, it is in the register file.

⑪ R6 is PC. PC is separated from the register file




OP

00 → DATA processing

01 → shift instructions

10 → memory instructions

11 → Branch instructions



cmd

000 → add rd, rn, rm

001 → addi rd, rn, MEM[inst_{4:0}]

010 → sub rd, rn, rm

011 → subi rd, rn, MEM[inst_{4:0}]

100 → and rd, rn, rm

101 → orr rd, rn, rm

110 → xor rd, rn, rm

111 → clr rd

shifttype "shift in & store at rd"

000 → rol rd, rn

001 → ror rd, rn

010 → lsl rd, rn

011 → asr rd, rn

100 → lsr rd, rn

(3)

OP=LO memory instructions

Inst	13:14	13:21	LO:0	→		
	OP	typeM	rd	rn	ImmS	
	10:8	7:5	4:0			

typeM

00 → ldr rd, [rn, ImmS]

01 → ldp rd, #inst7:0

10 → str rd, [rn, ImmS]

OP=LL Branch instructions

13:14	13:21	→ 7:0
OP	TypeB	Imm8
		6:0

TypeB

000 → B

001 → BL

010 → BI

011 → BEQ

100 → BNE

101 → BC

110 → BNC

② Inst7:0 \Rightarrow Imm8

3b, 16b

OP	TypeB	Rm
		4:2

- ① In Indirect branch, the target address is specified indirectly either through memory or general purpose register
- ② Branch indirect takes "Rm" as its operand and causes a branch to address saved in Rm.
- ③ In datapath ALU is updated, shift operations & data processing operations are conducted with the help of the ALU, ALU control control signal is provided from the control circuit.
- ④ Just Data/Instruction memory word size is 16 bits. Other operation word sizes 8 bits.


DATA PATH DESIGN

Registers: 03

Reg write

ALU src1 ALU src2 ALU control

Result Src



1.2.7 Validation of Operation

① Explanation of each cycle & control signals

② Instruction Fetch (Cycle 1) (50)

② Memory value pointed by the PC is loaded to Instruction register

③ PC value is incremented by 4.

→ Ad, Src = 00
→ PC Write = L
→ ALU Src A = L
→ ALU Src B = LO
→ ALU Control = 6'b000000
→ Result Src = LO
→ IR Write = L

At the end of the clock cycle
PC value incremented by 4.

→ M[PC3] is in the instruction Register
end of the clock cycle.

Decode (Cycle 2) (51)

Rd, Rn, PC+8 are ready at Reg File.
Inputs: Instruction of the instruction
register is decoded.

- Reg Src = 100
PC Write = 0
Mem Write = 0
IR Write = 0
Reg Write = 0
ALU Src A = L
ALU Src B = LO
ALU Control = 00000000
Result Src = LO

① At the end of the
clock cycle, values
at the R01, R02
is loaded to the
temporary registers.

④ Data processing instructions \Rightarrow 4 cycles

④ Fetch, Decode, Execute, ALU WB

④ Shift instructions \Rightarrow 4 cycles

④ Fetch, Decode, Execute, ALU WB.

④ Memory instructions: 3, 4 cycles or 5 cycles

④ LDIF \Rightarrow 3 cycles: Fetch, Decode, ALU WB LDIF

④ STR \Rightarrow 4 cycles: Fetch, Decode, Mem Addr, Mem Write

④ LDR \Rightarrow 5 cycles: Fetch, Decode, Mem Addr
Mem Read, Mem WB

④ Branch instructions

④ B, BL, BEQ, BNE, BC, BNC \Rightarrow 3 cycles

Fetch, Decode, Branch

④ BLI \Rightarrow 3 cycles

Fetch, Decode, PC Write, Branch

④ PC Write: 2Rm3 value which is
written in the register file written
into PC.

Execute (Cycle 3 for Shift & Data) (52)

④ Values of the temporary register is used
for ALU operations

ALU Src A = 0

ALU Src B = 00

ALU Op = L (ALU control from 0 to LL)

Result Src = LO

Reg Write = 0

the result is ready to register load
at the end of the clock cycle.

ALUWB (cycle 4 for shift data) (53)

- At the beginning of the clock cycle, in the entrance of the W03, the result of the desired operation exists.

RegSrc[0]=0

RegWrite=1

ResultSrc=00

At the end of the clock cycle, data is written to specified register(R0)

ALUWBLDT (cycle 3 for LDI instruction) (54)

- ImmSrc=L, inst7=0 at the output of extend

The data value of the immediate bits directly loaded to RD register.

ImmSrc=1

④ load with immediate addressing is completed with that cycle. The data of the immediate part is loaded to the RD register.

ALUSrcB=0L

ResultSrc=1L

RegSrc[0]=0

RegWrite=1

memAdr (cycle 3 for STR/LDR) (55)

- memAdr (cycle 3 for STR/LDR) (55)
- The ImmS value in the instruction is added with Rn's value
- Then the added value is used to reach memory data

ImmSrc=0

ALUSrcB=0L

ALUSrcA=0

ALUcontrol=0000

the memory address calculated and loaded to temporary register

At the end of the clock cycle temporary register contains $[Rn] + \text{extendedimm}$

MemWrite (cycle 4 for STR) (56)

The stored value at the temporary register is selected with $ResultSrc$. Then value is stored to the memory.

$ResultSrc = 00$

$AdrSrc = 0L$

$MemWrite = 1$

④ WD input comes from the temporary register

$RegSrc$ in the decode stage must be 0L0 \Rightarrow for STR operation

At the end of the clock cycle Rb is loaded to $MEM[Ra + imm5]$.

MemRead (cycle 4 for LDR) (57)

With the calculated address in the (55) memory read occurs.

$ResultSrc = 00$

$AdrSrc = 0L$

$MemWrite = 0$

The read data from the memory is loaded to DATA temporary register.

MemLW (cycle 5 for LDR) (58)

The read value from the memory at the DATA temporary register beginning of the clock cycle

The data is loaded to Rb register at the end of the clock cycle with the help of the control signals.

Firstly 16 bits data is shrunk to the 8 bits data

$ResultSrc = 0L$ } Rb is loaded with pointed value at the memory.

$RegSrc[0] = 0$

$RegWrite = 1$

Branch (cycle 3 for B, BEQ, BNE, BC, BNC) (53)

At the end of the clock cycle the calculated target address loaded to PC register

ALU SrcA=0

ALU SrcB=01

ALU control = 6'b000000 (odd)

Result Src=10

Branch=L then PCwrite=1

That means next cycle calculated branch target address is fetched

BL (cycle 3 for BL) (510)

ALU SrcA=0

ALU SrcB=01

ALU control = 6'b000000 (odd)

Result Src=10

ProgWrite=1

Branch=L

Prog[0]=1 while writing link register other procedures are the same as the "B".

BIPC(write / BI (cycle 3 for BI) SLL)

$[R_m]$ value which is the value of the RD2's out temporary register is selected with ALUSrcB. Then, ResultSrc selects ALUSrcB content. Then, $[R_m]$ value is written to PC with the help of the PCWrite.

$$ALUSrcB = 00$$

$$ResultSrc = LL$$

$$PCWrite = 1$$

⑦ the end of the clock cycle $[R_m]$ value is loaded to PC.

All in all ;

⑧ Branch Instructions \Rightarrow 3 cycles

⑧ memory Instructions \Rightarrow 3, 4, 5 cycles (depends on the instruction)

⑧ Shift Data processing Instructions \Rightarrow 4 cycles