Laboratory Works Prediminary work DL-2 15A Configuration
We have a field for each distinct criterion in the Instruction. Binory codes are ossigned to the each instruction in the entire Instructions are 16 bits. According to the datapath, conditional information is Just needed for conditional branch instructions. Dets have a look at the overwier there four types of instructions. These are Data-processing, shift, branch and memors instructions Data processing op cmd d ro rom cond 15:14 13:14 10:8 9:5 4:2 1:0 op=00 cmd od, rn,rm LOOD and rd, rn, rm to t->orr rd, rn, rm oo Laddi minime 1 LO -> xor rd, m, rm OLO-SUL rairinim, LLL ->dr rd OLL-sub! 00 -> Equilabort (EQ) 0 L -> not equipolent (NE) LO > lower unsigned (LO) LL > higher or some unsigned (HS) shift in & structions | op shift the od on 15:14 13:11 10:8 7:5 OP=OL 00 -> EQ Shifttype (shift on & store at rd) 000 -> rol 13, rn OL->NE 001 -> ror 13,10 10->10 010-151 19,10 011-031 12,10 LL -> HS 100-15r 13,10

of trem of on imms memory inst. 15=14 13=12 10=8 7=5 4=0 OP=10 typenn rd, Ern, imm5] 00 -> 1dr rd, #/ns+7:0 QT -> 196 10-> str d, Ern, imm5] imm 8 OP type B Branch inst. 730 15:14 13:LL type B type B OP= LL LOUSINE 000-33 LOL > BC 00 L -> BL 110->BNC OLL -> BER 3 6/45 Rm 3 =>B1 0P=11 types=610 => [ op types] 4=2 15=14 13=LL

Bright brough the target address is specified sindirectly either through memory or general purpose registers.

BBI takes Rm as its operand and rauses a branch to obtiess soved in Rm.

4	0)
A	4
-	

Mnemonik	Name		Operation
ADD	Addition	add rA, rB, rC	rAEB+12
ADOT	Addition indirect	add rA, rB, Itt oddress}	rAE rB + MENA [address]
SUB	3-btroction	sub (A, (B, rC	METB-10
SUBI	subtraction indired	545 rA, rB, [#address]	TAG B -MEM[oddress]
AND	logical and	ond rA, rB, rc	ratrolre
ORR	logical or	or rairbire	raers Irc
XOR	logical xor	XOF PAIRBIE	raerB^rc
ar	dearregister	dr rA	ra to
ROL	rolate left	rol rA	rae & rate: 0), raca33
ROR		ror rA	rAt { rA[2], rA[7:1]3
LSL	rotate right Impical shift left	Isl (A	(At { (A[6:0], 03
ASR	or!th shift right	OSC PA	rat ampramens
A STATE OF THE PERSON NAMED OF THE PERSON NAME	log-shift right	130 CA	(At \$0, (AI7=1]3
LSR			rat MENT Hoddiess ]
LOR	land register frommer	131 (A, #dala	rA = #dala
LOT	stre from reg to mem.	str (A, [#address]	MEM [#addess] = rA
STR		add PC, (PC+8), imms	PCE (PC+8)+1mm8
B	bronch uncond.	Sub LR (P(+8), 4	LR + (pc+8)-4; pc+ (p1+8) + 1mm8
BL	banch with link	mov PC, [Rm]	PCE [Am]
87	branch Undirect	Zed then odd PC, PCF8, im.	
BER	bronch if zero		
BNE	branch if not zero	7=0 then add PC, (PC+8), im	
BC	branch if carry set	-C=L then add P(,17(x8),1m	
BNC	branch if corry dear	C =0 then add 70, (171-18), i	mind if coother, petpers times

Gordering of the representation important to understand more clearly for example sub range implies razers-rely tology different opening sub rangers implies rater-relytherefore, openings order is important.

2) I squeezed all the needed conditional information relable to the

instruction in a minhum number of bits.

Therefore, in my design instructions are 16 bits.

If I used 32 bits instructions, memory utilization would increase.

To diminate unnecessors memory utilization, I have used 16 bits

instructions. However, control unit complexity increases. The traderoff

between memory utilization and component consumption can be evaluated

oursiding to the system requirements. I they to decrease memory

utilization. When I would 32 bits instructions, I would obtain

a simpler control unit with reduced number of functional components

(1.2.1) Multi-Cycle Controller Unit Design

fetch => I dock engle

Decode => 1 dock cade

Exercise => 1,2,3 dock cycle it depens on the instruction type.

FSM 15 going to be designed.

END ISA => 1111\_111\_111\_111 => that forces the execution to be halfed

AUNI RESET ore necessary signals

RUN? incite the execution of the role from current instruction.

RESETS ferminals the operation, sets the PC to very first slot in memory.

(b) Control signal for the Fetch, desde, execute useles Dasse - PHASE (SI) Felch -PHASE Adr Src = 00 (80) Registralispecified according to OP) Pcwrite= 1 Pcurille= 0 membrateso ALUSTA = 1 12 Write= 0 ALUSTEB=10 Regwrite=0 ALUCOntrol= L'60000 ALUSICA=1 RasultSre= 10 ALUS-CB=21/10 IRWrite=L ALUCOntrol=0000 (add) Regwrite = 0 ResultSic= 216 LO EXECUTE-PHASE DATA PROCESSING SHIFT DATA (SS) <u>memADB</u> (cycle3 for STLLLDR) (52) Execute ALU ALUSTEA= O ImmSrc=0 ALUSTEB=2'501 ALUSTEB=00 ALUSAA=O; ALUcontrol=6'60000. ALLICATION (from 0 to 11) Registe = 3 6 100 56) mem WRITE (cycle 4 for STR) ResultSrc = 2'b LO AesultSrc= 2/600 Regionite = 0 Adrsre= 2160L Memwrite=1 (53) ALU\_WB (37) Mem Read leyde 4 for LDR) ResultSre= 2'500 ResultSrc=2'500 Regwrite=L AdrSrc = 2'501 MEMORY INSTRUCTIONS memwrite=0 58) Mem-WB (eadle 5 for LDR) (SG) ALU-WB-LD[ (Eyle3 LDI) Resultore = 2'501 ImmSre=1; Rogwr. !te=L ALUSTEB = 2'bOL; ResultSre=2'bLL; Regwrite=1;

## BRANCH INSTRUCTIONS (59) Lunde 3 for B, BEQ, BNE, BC, BNC) Bronch-EX PLWrites loccording to condition) ALUSTEA=0 ALUcantrol= 4'50000 ALUSTEB = 21601 ResultSrc = 2'610 (S10) BL-EX ligde 3 for BL inst.) Pewrite=1 ALUSICA=0 PLUCONTIOL-6'50000 PLUSIEB=2'601

Aesult Sre= 2'b LO Regwrite = 1

(Su) BI-PEWrite (cycle 3 for BI) ALUSICB= 21600 ResultSize 2'511 Pcwr. He=L

OFetch is completed in I about eyele. Oberade is completed in I dock cycle.

Ofcoding to the instruction execution dock cycle number changes from 1 to 3.